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ABSTRACT
Techniques for Frequency Synthesizer-Based Transmitters
by
Mohammad Mahdi Ghahramani
Chair: Michael P. Flynn
Internet of Things (IoT) devices are poised to be the largest market for the semiconductor
industry. At the heart of a wireless IoT module is the radio and integral to any radio is the
transmitter. Transmitters with low power consumption and small area are crucial to the
ubiquity of IoT devices. The fairly simple modulation schemes used in IoT systems makes
frequency synthesizer-based (also known as PLL-based) transmitters an ideal candidate for
these devices. Because of the reduced number of analog blocks and the simple architec-
ture, PLL-based transmitters lend themselves nicely to the highly integrated, low voltage
nanometer digital CMOS processes of today. This thesis outlines techniques that not only
reduce the power consumption and area, but also significantly improve the performance of
PLL-based transmitters. The main contributions of this thesis are three fold.
First, we introduce a novel frequency quadrupler with sub-picosecond jitter. The
192MHz quadrupler is ideal for generating a fast, low jitter reference for a low phase
xiii
noise PLL. The quadrupler requires far less power and area than existing methods.
Second, the CMOS current reuse VCO is modified to reduce the supply voltage and
achieve good phase noise with very low power consumption. A 2.5GHz prototype achieves
the best phase noise-power efficiency figure of merit for any current reuse VCO.
Third, a fully integrated 2.4GHz transmitter for ZigBee based on a digital fractional-N
PLL is presented. The prototype achieves an MSK modulation rate of 2Mb/s, delivers
-2dBm of output power, and is free of in-band fractional spurs.
xiv
CHAPTER I
Introduction
1.1 Background and Motivation
Internet of Things (IoT) is increasing the connectivity of people and things on a scale
that once was unimaginable. The physical world itself is becoming a type of information
system where sensors and actuators embedded in physical objects—from roadways to
pacemakers—are linked through wireless networks, often using the same protocols as the
internet.
Internet of things devices are poised to become the largest market for the semiconductor
industry [2]. As shown pictorially in Figure 1.1, IoT devices aim to make us and our
electronic devices ever more connected to the physical world around us. The applications
span several industries such as smart buildings, industrial control, health care, military, and
environmental monitoring. In home automation, IoT devices use light or Radio Frequency
(RF) energy to power motion detectors which turn lights off if nobody is detected in a room,
to dim lights depending on the light level in a room, and to sense and report temperature for
air conditioning or heating [7]. In industrial control, IoT devices use vibration energy or
1
Figure 1.1: Internet of Things (IoT) [1]
thermal energy to monitor and report the condition of rotating machines. In location tracking,
they use vibration energy or solar power to enable Global Positioning System (GPS) to
sense and the cellular network to report the position of containers, trucks, or rail cars [8].
The diverse set of applications leads to a diverse set of requirements for the electronic
devices and in particular for the integrated circuits that are at the heart of these modules.
These requirements are elegantly summarized in Figure 1.2. For successful large-scale
deployment of wireless IoT systems, each device must have low power consumption and
a small form factor. Small form factor results in low cost which leads to mass production
and the ubiquitous use of these devices. Low power consumption allows a long battery
life, which is imperative in many IoT applications such as wireless sensors [9]. It is due to
these requirements that nanometer Complementary Metal-Oxide Semiconductor (CMOS)
technology offers the perfect platform to design IoT devices.
2
Figure 1.2: Categorization of IoT design space [2]
At the heart of any wireless device is the radio that enables the communication of
information. A wireless Micro-Electro-Mechanical Systems (MEMS) sensor that collects
temperature readings and then must transfer this information to the base station receiver,
is one example. Depending on the data rate and packet size, the radio typically consumes
the majority of energy in a wireless device [10]. A wireless radio is usually partitioned into
two major blocks 1) the Receiver (RX), and 2) the Transmitter (TX). Although reducing the
area and power consumption for both the receiver and transmitter is important, most recent
work has been focused on optimizing the receiver. However, there are several applications
(such as Bluetooth Low-Energy) where power and area of the transmitter become the
system bottleneck [11], [12]. For instance, Radio-Frequency IDentification (RFID) tags
communicate with a host that is usually free of any power efficiency requirements. However,
each RFID tag has a transmitter that needs to be very low power to achieve sufficient battery
life time. The improvement in battery life is important as it facilitates a low cost perpetual
3
Table 1.1: RF transmitter functions and specifications
Function Specification
Modulation Accuracy
Frequency Translation Spectral Mask
Power Amplification Output Power Level
operation of RFID tags.
1.2 Wireless Transmitters
The transmitter is one of the key blocks in any wireless radio. In a wireless sensor node,
the power consumption and area requirements of the transmitter are stringent. State of the
art wireless sensor nodes typically perform some computation and signal processing on
chip [13], therefore it is desirable for the radio to be integrated with the sensor’s Central
Processing Unit (CPU) to reduce cost. Radio frequency electromagnetic waves are chosen
to enable a sufficiently long range of communication. In addition, RF transmitters lend
themselves to integration due to their small size. It is for this reason that we focus on
integrated RF transmitters for IoT devices.
An RF transmitter performs modulation, upconversion, and power amplification of the
baseband signal before the antenna. The design of integrated RF transmitters entails several
challenges at both system and circuit levels. Spectral emission mask requirements that are
often specified by Federal Communications Commission (FCC), TX to RX leakage, output
power level, and linearity are some of the parameters that impact the choice of transmitter
architecture [14]. Typical transmitter functions and required specifications are summarized
in Table 1.1.
The Modulation type exhibits trade-offs between bandwidth and power. The require-
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ments of the wireless communication system impacts the selection of modulation type.
Communication requirements can be talk time, maximum range, channel capacity, etc. There
are two modulation types in an RF transmitter today 1) constant envelope (or nonlinear), and
2) variable envelope (or linear). A modulated signal x(t) = Acos(ωct+φ(t)) is considered
constant envelope if the envelope (amplitude), A, is constant. In linear modulation schemes,
A is a function of time and therefore contains information. Constant envelope modulation is
usually the adopted modulation type in IoT systems (such as ZigBee [15] and Bluetooth LE
[16]) due to its simplicity. Such waveforms contain information only in the zero crossings
and can therefore be processed by a nonlinear Power Amplifier (PA) with higher power
efficiency1.
1.3 RF Transmitter Architectures
Three RF transmitter architectures are common in modern nanometer CMOS integrated
circuits [17]: 1) Direct conversion, 2) Dual conversion, and 3) Phase-Locked-Loop (PLL)
based. In this section, we study all 3 architectures and justify the selection of a PLL based
TX for this work.
A generic direct conversion TX is shown in Figure 1.3. Information, in the form of
In-phase (I) and Quadrature-phase (Q) binary bits, is converted to the analog domain using
a Digital-to-Analog Converter (DAC). The DAC output gets amplified and conditioned
by a low pass or band pass filter in the baseband circuits2. The low frequency analog
baseband signal is upconverted to RF frequency using a mixer that is driven by I and Q Local
1Power amplifiers with a constant envelope input are free of any voltage linearity requirements. Therefore,
a highly nonlinear PA, such as a class D PA, can be used without the loss of information.
2Baseband circuits typically include trans-impedance amplifiers, filters, and programmable gain amplifiers.
5
010010
DAC
DAC
LO−Q
LO−I
101101
Figure 1.3: A direct conversion transmitter
Oscillator (LO) signals. The mixer output goes through a PA to to drive a 50Ω antenna. The
PA output is sometimes band pass filtered before transmission. The final band pass filter is
used to reduce the out of band emissions.
A direct conversion transmitter is the most common architecture used today. This
transmitter is versatile since it can support any modulation type. It is fairly low power and
lends itself to integration due to its relatively simple design. However, it suffers from two
main problems: One is the Voltage Controlled Oscillator (VCO) pulling by the PA modulated
spectrum. Since the PA and VCO operate at the same frequency, the PA spectrum can corrupt
the VCO spectrum which degrades the transmitter Error Vector Magnitude (EVM). A second
issue is that although this TX is rather simple, it still requires two DACs, two amplifiers,
two filters, and two analog mixers. In addition, a PLL and a divide by 2 circuit is needed
to generate the I and Q LO signals. Since the power and area requirements for a sensor
network TX are stringent, a simpler TX that is more amenable to integration in nanometer
CMOS is desired.
In order to eliminate the pulling issue in a direct conversion transmitter, the baseband
signal is upconverted in two or more stages. One popular architecture is the dual conversion
6
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DAC
DAC
101101
010010 LO2
LO1−Q
Figure 1.4: A dual conversion (two step) transmitter
(or two-step) transmitter shown in Figure 1.4. After the DAC and baseband circuits, the
signal is first upconverted by LO1 to an Intermediate Frequency (IF) and then upconverted
to RF by LO2. This two-step transmission eliminates VCO polling as the LO1 and LO2
frequencies are now different (often by a large amount). However, the main difficultly is
the band pass filter between first and second upconversion. This band pass filter needs to
attenuate unwanted side-bands by a large amount, e.g., 50-60dB [14]. Furthermore, the
addition of new blocks such as an IF mixer results in a large power consumption and bulky
area, making this transmitter architecture unsuitable for IoT and sensor applications.
The third architecture is the PLL based transmitter shown in Figure 1.5. A ∆Σ Fractional-
N (Frac-N) PLL performs modulation, frequency translation, and upconversion, all in
one block. Information, in the form of binary bits, is applied to a digital ∆Σ modulator
(∆ΣM) which in turn modulates the output frequency of the PLL through a Multi-Modulus
Divider (MMD). The Phase-Frequency Detector (PFD), Charge Pump (CP), and Loop
Filter (LF) compare and condition the reference and divider phase difference. When the
loop is closed and the PLL is locked, the VCO outputs an RF frequency dictated by the
digital information. Therefore, frequency and phase modulation can simply be performed
with a PLL based transmitter by altering the ∆ΣM divide value.
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Table 1.2: Comparison of transmitter architectures
TX Type Power Area Complexity Major Concerns
Direct conversion Low Medium Low Frequency pulling
Dual conversion High High High Complex filtering needed
PLL based Low Low Medium PLL design can be complex
Because the PLL now performs the entire transmitter functions all in one block, several
trade-offs arise that often complicate the design of PLL-based transmitters. For instance, a
small PLL bandwidth is typically desired to achieve low integrated phase noise. However,
low PLL bandwidth reduces the maximum modulation rate which limits the communication
data rate. Therefore, circuit and system techniques are typically used to break this trade-off.
One popular approach is to use a fast reference to reduce he ∆ΣM quantization noise (which
allows increasing the PLL bandwith without a phase noise penalty). However, reference
multipliers can be complex, power hungry, and bulky. Therefore, new techniques to generate
a fast reference can dramatically improve the performance, lower the power consumption,
and reduce the area of PLL-based transmitters.
PLL based transmitters lend themselves nicely to the constant envelope modulation
schemes that are widely used in IoT systems. It is important to note that several analog
blocks such as DACs, mixers, and bandpass filters are eliminated. In addition to improving
the area, the elimination of the analog circuits results in a simpler transmitter which leads
to a low power consumption. It is for these reasons that a PLL based transmitter is the
architecture of choice in this work.
Table 1.2 compares the three common transmitter architectures in terms of power, area,
and design requirements.
8
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Figure 1.5: A generic PLL-based transmitter
1.4 PLL Based Transmitters
A PLL based transmitter is an ideal candidate for wireless IoT and sensor network devices
as the simplicity of this architecture results in small area and low power consumption. Within
the PLL based transmitter design space, there are two options available 1) An analog PLL,
and 2) A Digital PLL (DPLL)3.
Figure 1.6 shows a generic fractional-N analog PLL [18]. The PFD acts as the summing
node in the feedback loop where it compares the phase of the reference and the divider
and generates an error signal that is proportional to the phase difference. The charge pump
3There are several acronyms and names used for a digital PLL such as All Digital PLL (ADPLL), digital-
dominant PLL, and digitally-assisted PLL. In the author’s opinion, digital PLL is a misnomer since both the
input and output, as well as several building blocks of an “ADPLL” are still analog. What we mean by a digital
PLL is that the Proportional-Integral (PI) controller in the PLL is in the digital domain, i.e., the charge pump
and loop filter are replaced by digital equivalents. We will refer to this type of PLL as a DPLL throughout the
thesis.
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Figure 1.6: A common type-II analog PLL that is popular in PLL based transmitters
(proportional controller) gains up the PFD output and converts the error signal to the current
domain. The loop filter, comprised of passive components C0 (integrator capacitor), R1 C1
(which form the first pole-zero pair), and R2 C2 (which form the second pole, usually to
attenuate the VCO control voltage ripple), converts the charge pump current to voltage. The
loop filter also stabilizes the feedback loop (loop filter is essentially a lead lag compensator).
The loop filter output is applied to a VCO (via a varactor) to generate the RF phase/frequency
modulated signal. Typically, an LC VCO which has low phase noise is used to meet EVM
requirements. A fractional divider, formed by a digital ∆Σ modulator and a multi modulus
divider, is placed in the feedback loop. By dynamically changing the division ratio, a
fractional divider is used to achieve both phase and frequency modulation. This is because
the PLL output phase/frequency and the reference phase/frequency are related by the division
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Figure 1.7: A digital PLL that is common in RF transmitters
ratio, N (i.e., FPLL(t) = N(t)×FREF and φPLL(t) = N(t)×φREF ).
1.4.1 Digital PLL Based Transmitters
A schematic of a typical digital PLL is shown in Figure 1.7. Since their introduction in
2003 [19], DPLLs have received ample attention in industry and academia. This is primarily
because the more digital nature of a DPLL makes it an attractive architecture for use in a
nanometer CMOS System-on-Chip (SoC). Analog building blocks such as charge pumps
and loop filters pose design and verification challenges in modern technologies. This will
add significant implementation cost in a high volume digital dominant environment of IoT
devices.
A Time-to-Digital Converter (TDC) replaces the PFD in a DPLL. A TDC outputs a
digital word (instead of an analog error signal) that is proportional to the phase difference
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between the reference and divider. This digital word can readily be applied to a digital
loop filter, which in this example is a simple single pole single zero Infinite Impulse
Response (IIR) filter cascaded by an accumulator (equivalent of integrator in an analog
PLL). The output of the digital loop filter needs to be applied to the VCO varactor. Typically,
a DAC converts the loop filter output to an analog voltage that sets the varactor capacitance.
A DPLL architecture is chosen for the transmitter in this work for the following reasons:
the charge pump used in an analog PLL suffers from output resistance variation with respect
to Process, Voltage, and Temperature (PVT). Mismatch in up and down currents (which
results in spurs and added phase noise) is also another impediment to using a charge pump.
Both these effects are further pronounced in today’s nanometer CMOS nodes since the
supply voltage is as low as 1V. Improving the mismatch and output resistance of a charge
pump results in large area and increased power consumption. This makes the charge pump
an undesirable block in sensor network transmitters. The loop filter in an analog PLL is
comprised of several passive components that can have large values (e.g., 30-100kΩ for
R1, and 100pF for C1). Therefore, using an analog passive loop filter results in a large area.
In addition to a large area, the leakage current through the capacitors cause spurs thereby
degrading the TX fidelity.
In contrast, DPLLs use a compact digital loop filter which is insensitive to leakage.
Also, unlike analog PLLs, the power consumption and area of a digital loop filter improves
with scaling. Another advantage is that adopting a DPLL makes possible the use of digital
signal processing algorithms to improve the transmitter functions and features. However,
using a digital PLL is not without challenges. Based on the DPLL architecture chosen,
implementation of a linear high resolution TDC can be difficult and results in large area and
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increased power consumption [20]. This will in turn degrade the already aggressive area
and power budget of an IoT system. In addition, the quantization noise and added spurs of
DPLLs usually result in an inferior phase noise compared to analog PLLs. Nevertheless,
DPLLs are suitable candidates for IoT systems as the simple modulation schemes used in
IoT standards result in a fairly relaxed EVM requirement.
It is important to note that even in a DPLL, there are still three analog blocks: a DAC, a
Crystal Oscillator (XO) reference, and a VCO. A DAC is typically a simple circuit which
can be designed to have low power consumption and small area. Therefore, it can be used in
a low power, compact IoT system without much overhead.
The VCO is often a bulky block that consumes several milliWatts of power. In addition,
most VCOs need a high supply voltage for safe startup which limits their use in a low voltage
IoT environment. Therefore, a low voltage, low current VCO architecture is desirable for a
wireless sensor network device.
It is imperative to note that an often neglected part of any PLL based transmitter (analog
or digital) is the power and area dedicated to the reference path (clock generation) which
includes the crystal oscillator and a reference multiplier (Figure 1.8). A crystal oscillator
is an electronic oscillator circuit that uses the mechanical resonance of a vibrating crystal
of piezoelectric material to create an electrical signal with a very precise frequency. In
most modern SoCs, the XO active circuits (such as start up, tuning capacitors, and loss
compensation) are placed on chip. On chip XO circuits typically operate from a large
supply (e.g., 1.8V). This is to isolate the supply voltage of sensitive RF circuits (which
typically run from a 1.1V supply) from the large XO spurs that would otherwise exist if the
supply was shared. Integrated XO circuits are bulky and consume milliWatts of power [21].
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Figure 1.8: A modern high performance PLL based transmitter
Table 1.3: Comparison of analog and digital PLLs
Analog PLL Digital PLL
Large area Compact
No benefit from scaling Improves with scaling
Excellent phase noise Moderate phase noise
Charge pump problems Free of charge pump
Bulky and leakage prone loop filter Digital loop filter
Little benefit from DSP DSP used to improve performance/features
Furthermore, the design of PVT insensitive injection locked reference multipliers is complex
which results in a large power and area penalty [22]. Therefore, reducing the supply voltage
and power consumption of the crystal oscillator, as well as improving the performance of
the XO and reference generation circuits has an immense impact on the overall power and
area of a PLL based transmitter.
In summary, the difficultly of implementing traditional analog circuits, and the many
opportunities, such as compact filters and digitally assisted analog circuits, presented by
DPLLs in low supply nanometer CMOS processes makes DPLL the architecture of choice
in this work. Table 1.3 outlines the typical tradeoffs between analog and digital PLLs.
1.5 Thesis Contributions
New techniques proposed in this thesis dramatically reduce the power consumption,
shrink the area, and also improve the performance of PLL based transmitters.
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The main contributions of this work are three fold:
A 192MHz Differential XO Based Frequency Quadrupler with Sub-Picosecond Jitter
in 28nm CMOS
A low jitter 192MHz crystal reference quadrupler leverages a new active inductor
based 48MHz differential XO, two skewed inverters, a new duty cycle correction
circuit, and a frequency doubler. The 192MHz quadrupler can serve as a fast, low
jitter reference for a low phase noise PLL and requires far less power and area than
reference multiplying PLL or MDLL circuits. The measured RMS jitter is 168fs
for the XO, and 184fs for 96MHz output (192MHz divide by 2). The entire circuit,
including the XO, draws 5.5mA from a 1V supply and occupies 0.045mm2. To our
best knowledge, this is the first reference frequency quadrupler with sub-picosecond
jitter.
A Low Voltage Sub 300µW 2.5GHz Current Reuse VCO
The two transistor CMOS current reuse VCO is modified with the addition of an
AC coupling capacitor to reduce the supply voltage and achieve good phase noise
with very low power consumption. A 2.17GHz to 2.9GHz prototype VCO operates
with a supply voltage as low as 0.6V. At 2.53GHz, with a 0.7V supply and a 185µW
power consumption, the measured phase noise at 3MHz offset is -122.6dBc/Hz and
varies by only 2.2dB over a temperature range from -30 to 120◦C. For a 0.85V supply,
phase noise is improved to -126.1dBc/Hz with a 280µW power consumption which
corresponds to a Figure of Merit (FoM) of 190.2dB. This is the lowest reported power
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consumption and supply voltage for any current reuse VCO4. Fabricated in 65nm
CMOS, the prototype occupies 0.13mm2 [23].
A 2.4GHz 2Mb/s Digital PLL-based Transmitter for 802.15.4 in 130nm CMOS
A fully integrated 2.4GHz transmitter for 802.15.4 based on a digital Σ∆ fractional-N
PLL is presented. A self calibrated two point modulation scheme enables modulation
rates much larger than the loop bandwidth. An oversampled 1-bit quantizer is used as
a phase detector, reducing spurs and nonlinearity associated with some TDC based
digital PLLs. The prototype achieves an MSK modulation rate of 2Mb/s, delivers
-2dBm of output power, and is free of in band fractional spurs. The transmitter,
implemented in 130nm CMOS, consumes 17mW from a 1.2V supply and occupies
an active area of 0.6mm2 [24].
4As of the date of publication in [23].
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CHAPTER II
A 192MHz Differential XO Based Frequency Quadrupler
with Sub-Picosecond Jitter in 28nm CMOS
2.1 Introduction
High performance frequency synthesizers often use a multiple of the Crystal Oscillator
(XO) frequency as a reference input to meet stringent phase noise requirements [25], [26],
[22]. A high reference frequency reduces the fractional-N modulator quantization noise.
Because high frequency crystal oscillators are expensive, it is preferable to more than double
the XO frequency. However, the use of multiple frequency doublers in series is best avoided
due to high jitter. For example, when two frequency doublers are used in series, both the
rising and falling edges are corrupted by long delays and therefore have high jitter.
In LO frequency synthesizers with GHz range outputs, an injection locked integer-N
PLL or Multiplying Delay-Locked-Loop (MDLL) reference multiplier is cascaded with an
LC fractional-N PLL to achieve low phase noise [22]. Nevertheless, the power consumption
and area of these reference multipliers is high because of the complexity needed for PVT
insensitive reference injection, to achieve low jitter and spurs [22], [27]. Although the
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Figure 2.1: Differential XO based Frequency Quadrupler (F4Xer)
injection locked fractional-N MDLL in [28] has a 1.5GHz output, the use of a ring VCO
means that the far offset phase noise is much worse than when a reference multiplier is
cascaded with an LC PLL.
We introduce a new low power, compact differential XO that achieves a measured RMS
jitter of 168fs. We also propose a new method to multiply the XO frequency by four with
less than half the power consumption and less than a quarter of the area of conventional
methods. This 192MHz quadrupler circuit achieves low edge jitter making it an ideal fast
reference for low noise synthesizers.
2.2 Frequency Quadrupler Operation
Figure 2.1 shows the new differential XO based Frequency Quadrupler (F4Xer). A new
active inductor based XO generates a 48MHz differential sinusoid. This work uses the
differential XO outputs in a unique way to double the frequency. The differential XO outputs
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are fed to two skewed inverters, with thresholds adjusted by Duty-Cycle Correction (DCC)
feedback, to produce two 25% duty cycle 48MHz square waves (i.e., at the XO frequency).
The two 25% duty cycle clocks are XORed to form a 50% duty cycle, 96MHz, 2X clock
(i.e., double the XO frequency). Both the rising and falling edges of the 2X clock have low
jitter since they are directly generated from the XO outputs. It is important to note that this
is unlike a standard frequency doubler where one edge per cycle is corrupted by a long delay.
After an inverter buffer, a conventional XOR-plus-delay based frequency doubler generates
a 192MHz, 4X clock. As seen in Figure 2.1, the 4X clock has one low jitter edge per cycle
(directly from XO). Therefore, the 192MHz, 4X clock can serve as a clean reference in any
edge-triggered system such as a PFD or PD based PLL or DLL.
2.3 Differential Crystal Oscillator
Figure 2.2 shows the new differential XO circuit. Compared to single-ended XOs,
differential XOs have several advantages such as reduced spurs and better Power Supply
Rejection (PSR) [29]. A differential cross-coupled oscillator circuit cannot be used because
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when a crystal replaces the LC tank, the circuit latches up due to the lack of a low impedance
DC path. The differential XO in [29] solves this latch-up problem by AC coupling the
cross-coupled transistors. However, this method is susceptible to noise injection since a
separate DC voltage biases the cross coupled pair in the XO core. Furthermore, it requires a
large die area to reduce the noise of this on-chip DC bias voltage.
Instead, we introduce a low power, compact active inductor to provide a low impedance
DC path and prevent latch up. Two single ended active inductors are formed by placing a
resistor, R1, between the gate and drain of diode-connected transistors, M1 and M2. Cross-
coupled transistors, M3 and M4, provide negative resistance to sustain XO oscillation. CL, a
programmable 6-bit binary capacitor bank with an LSB of 200fF, is placed on both sides of
the XO for fine tuning. C0 is a 10pF off chip capacitor for XO coarse tuning. Resistor R1,
used in the active inductor, is a programmable 6 bit binary weighted resistor with an LSB of
0.5kΩ.
2.4 Duty Cycle Correction Operation
Two offset 25% duty cycle clocks at the XO frequency are XORed to form the 50% duty
cycle 2X clock. The duty cycle of this 96MHz, 2X clock must be 50% as both its rising and
falling edges are used to generate the clean edges of the 192MHz, 4X clock (Fig. 2.1). The
new DCC circuit ensures the generation of the 25% duty cycle 1X clocks so that when these
are combined, the duty cycle of the 96MHz, 2X clock is 50%. The DCC feedback loop
forces the average (i.e., DC component) of the 96MHz, 2X clock and its inverse, 2X (formed
by an extra inverter) to be the same to achieve a 50% duty cycle. Two RC Low Pass (LP)
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filters extract the DC of 2X and 2X clocks. The DCC uses a folded cascode Operational
Trans-conductance Amplifier (OTA) as an error amplifier to generate a feedback voltage
based on DC values of 2X and 2X. This feedback voltage sets the switching thresholds of the
skewed inverters so that the duty cycle of both 1X clocks is 25%. The switching threshold is
set by applying the DCC feedback voltage to the gates of zero VT NMOS transistors, M3
and M6, at the bottom of the skewed inverters. The RC LP filters set the dominant pole of
the DCC loop in the kHz range for easy stability.
This differential method of duty cycle correction, based on comparing DC values, does
not require a precise bias voltage and is insensitive to PVT. The switching threshold of each
skewed inverter is set below VDD/2 by using high VT PMOS transistors, M1 and M4, and
zero VT NMOS transistors, M2 and M5 (Fig. 2.1). The skewed inverters are sized large to
reduce noise. The large size, in addition to a symmetric layout, yields good matching. The
input stage of OTA is sized large to reduce the DC offset which manifests itself as a static
duty cycle error. The DCC operation is unaffected by the extra inverter delay in the 2X path
since the DC value of 2X remains unchanged.
2.5 XO Design Considerations
Figure 2.3 shows the small signal model for the differential XO. The crystal is modelled
as a series RLC network with motion inductance Lx, motion capacitance Cx1, and equivalent
series resistance Rx, in shunt with parasitic capacitance Cx2. CL/2 is the equivalent series
combination of on-chip fine tune capacitors. The impedance of the cross coupled pair, ZCC,
is −2/gm3,4 at low frequency. The active inductor small signal impedance, ZactiveL , has a
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Figure 2.3:
Differential XO small signal model, magnitude of active inductor impedance
(ZactiveL), and combined impedance (Ztotal)
zero at ωz = 1/R1Cgs1,2 and a pole at ωp = gm1,2/Cgs1,2 . Ztotal is the combined impedance of
crystal and active inductor.
As shown in the magnitude plot of ZactiveL vs frequency in Figure 2.3, the low frequency
impedance of the active inductor is 1/gm1,2 and the high frequency impedance is R1. M1 and
M2 are sized large to achieve low impedance at DC to avoid latch up (i.e., DC loop gain less
than 1). The active inductor impedance increases with frequency, and this affects the total
impedance as shown in the plot of Ztotal in Figure 2.3. The R1 value of the active inductor
is judiciously chosen to 1) avoid crystal loading at oscillation frequency and 2) set ωz to
prevent oscillation at any frequency other than crystal’s high Q, parallel resonance frequency
(i.e., avoids large loop gain at any frequency other than crystal’s oscillation frequency).
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Figure 2.4:
Measured phase noise of the new active inductor based 48MHz differential XO
using 5052B signal source analyzer
2.6 Measurement Results
Figure 2.4 shows the measured phase noise of the 48MHz differential XO signal using
an Agilent 5052B signal analyzer. The RMS jitter, measured over an integration bandwidth
from 10kHz to 10MHz, is only 168.1fs. The measured phase noise is -147.7dBc/Hz, -
155.8dBc/Hz, and -158.5dBc/Hz at 10kHz, 100kHz, and 1MHz offsets, respectively. Figure
2.5 shows the measured phase noise of 96MHz clock (the input to final doubler). The
measured RMS jitter is 183.6fs. The phase noise of the 192MHz, 4X clock cannot be
directly measured using a signal source analyzer because one edge per cycle is noisy due to
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Figure 2.5:
Measured phase noise of 96MHz clock (double of XO and input to final doubler)
using 5052B signal source analyzer
the delay in final doubler [22] (most clock inputs are edge- triggered and require one low
jitter edge). The last stage XOR-plus-delay based frequency doubler adds little phase noise
[17] since the low jitter edges of the 192MHz, 4X clock are merely buffered versions of the
rail-to-rail 96MHz, 2X clock edges which have low measured phase noise. Figure 2.6 shows
a scope capture of the differential waveforms at the XO I/O pins, measured with an active
probe. Figure 2.7 shows a scope capture of the 96MHz, 2X clock with a measured duty cycle
of 50% with DCC enabled. Figure 2.8 captures the 192MHz, 4X clock that is generated
from the 96MHz, 50% duty cycle 2X clock. The rising and falling edges of 2X clock are
used to generate a 192MHz, 4X clock with clean falling edges. Figure 2.9 compares the
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Figure 2.6: Measured 48MHz differential XO waveform probed at XO I/O pins
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Figure 2.7: Measured 96MHz, 50% duty cycle 2X clock with DCC enabled
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Figure 2.8:
Measured 192MHz quadrupler waveform (red) generated from the 50% duty
cycle 96MHz, 2X clock (blue)
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Figure 2.9: Frequency quadrupler FoM vs active area comparison [3], [4], [5]
F4Xer FoM vs area. Figure 2.10 shows the die photo. The entire circuit, including the XO,
occupies an active area of 0.045mm2. Table 2.1 summarizes the performance of differential
XO and compares with recent work. Table 2.2 outlines the F4Xer measured results.
2.7 Analysis
In this section, the theoretical analysis and detailed design considerations for the new
differential crystal oscillator are outlined. The differential crystal oscillator of Figure 2.2 is
re-drawn1 as shown in Figure 2.11.
As shown in Fig. 2.12, the crystal is modeled as a series RLC equivalent circuit (referred
to as the motional arm) where R1, L1, and C1 are the motional resistance, inductance, and
capacitance, respectively; in parallel with a static capacitance, C0. The motional resistance,
R1, represents the loss in the crystal. The static capacitance, C0, is the measured capacitance
associated with the crystal, its electrodes, and the stray capacitance internal to the crystal
1Component names are changed to make the theoretical analysis easier to follow.
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Die photo including 50Ω o/p buffers, ESD, and bypass caps. The XO and
F4Xer total active area is 0.045mm2
Table 2.1: Differential XO summary and comparison
Parameter This Work JSSC‘12 RFIC‘10
[29] [21]
Differential? Yes Yes No
CMOS tech. 28nm 65nm 65nm
Power (mW) 1.5 2.16 7
Supply voltage (V) 1 1.8 1.4
Active area (mm2) 0.0133 0.15† 0.09
Crystal freq. (MHz) 48 26 38.4
Phase noise (dBc/Hz) -147.7 -146.4∗ -144∗
@ 10kHz
Phase noise (dBc/Hz) -155.8 -150.7∗ –
@ 100kHz
Phase noise (dBc/Hz) -158.5 -151.3∗ –
@ 1MHz
RMS jitter (fS) 168 420‡ –
10kHz-10MHz BW
Tuning range (ppm) ±35 ±45 280
Avg. tuning step (ppm) 1 0.005 0.002
∗Referred to 48MHz for fair comparison
†Includes coarse tuning capacitors
‡10kHz to 5MHz integration bandwidth
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Table 2.2: Frequency quadrupler results summary
Technology 28nm CMOS
Total power (mW) 5.5
Supply voltage (V) 1
Current (mA)
Total 5.5
XO 1.5
F4Xer 4
Active area (mm2)
Total 0.045
XO 0.013
F4Xer 0.032
Phase noise (dBc/Hz)†
10kHz -139.8
100kHz -148.3
1MHz -151.9
RMS jitter†(fS) 183.6
96MHz 2X clock duty cycle(%) 50
†Measured @ 96MHz (quadrupler divide by 2)
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Figure 2.11: Differential crystal oscillator schematic
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enclosure. The equivalent circuit model is specified in a datasheet by the crystal manufacturer.
If we define Z0 = 1/ jωC0, and Z1 = R1+ jwL1+1/ jωC1, then the impedance of crystal is
obtained as
Zxtal =
Z1Z0
Z1+Z0
. (2.1)
Even though the crystal equivalent circuit results in both a series resonance and a parallel
resonance, the crystal is typically used in the parallel resonance region with the resonance
frequency given by:
ωrp ≈
1√
L1C1
(
1+
C1
2(C0+CL)
)
. (2.2)
Capacitor CL, specified by the manufacturer, is the total capacitance that is to be presented
to the crystal for oscillation in the parallel-resonance mode2. At frequencies much below
resonance, the crystal impedance is capacitive with impedance, Zxtal(ω  ωrp)≈ 1/ jωC0.
The crystal, however, becomes inductive in a certain frequency range called the parallel-
resonance region. The parallel-resonance region is where frequency is between 1/
√
L1C1
(also known as the series resonance frequency, ωrs) and ωrp . In this region, the crystal is
modeled by an inductor, Le, in series with a resistor, Re. This region is important since
most on-chip crystal oscillators are designed to oscillate in the parallel-resonance mode.
The equivalent series impedance in parallel region is be used later in the differential crystal
oscillator loop gain analysis. An equivalent circuit model for the crystal in different operation
regions is shown in Figure 2.12.
The overall small signal model of the XO is shown in Figure 2.13. The impedance of
2It is important to note that CL is different from the physical external capacitor, Cext , placed across the
crystal. Rather, CL, is Cext plus the sum of capacitances (including, for example, the crystal buffer input
capacitance) across the crystal.
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Figure 2.12:
Equivalent circuit model for a crystal together with circuit model for different
operation regions
the active inductor in Figure 2.13 is obtained as
ZLa(ω) =
2
gmp
1+ jω/ωz
1+ jω/ωp
, (2.3)
where ωz = −1/RLaCggp , and ωp = −gmp/Cggp . The pole frequency, ωp, is equivalent to
PMOS transit frequency, ωTp .
The impedance of cross-coupled pair in Figure 2.13 is given by
Zcc(ω) =
−2
gmn
1
1− jω/ωp , (2.4)
where ωp = gmn/Cggn . The pole frequency, ωp, is equivalent to NMOS transit frequency,
ωTn .
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Figure 2.13: Small signal model of the differential crystal oscillator
2.7.1 Crystal Oscillator Small Signal Analysis for ω  ωrp
We first begin by looking at the total admittance, Yt , at frequencies much below the
resonance (i.e., ω  ωrp ). This analysis is later used to outline a set of design considera-
tions to avoid parasitic oscillation (i.e., oscillation at any frequency other than the desired
frequency).
Using the crystal equivalent circuit for ω  ωrp (Figure 2.12), the XO small signal
model is re-drawn as shown in Figure 2.14. Using this small signal model, Im{Yt}, is
obtained as
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Im{Yt}(ω)|ωωrp =
ω
2ωTnωTp
(
ω2+ω2z
) [ω2 (gmnωTp +2ωTpωTn (C0+Cx))
+gmpωTnω
2
z +gmnωTpω
2
z
−gmpωTpωTnωz
+2ωTpωTnω
2
z (C0+Cx)
]
, (2.5)
and Re{Yt} is obtained as
Re{Yt}(ω)|ωωrp =
ω2
2ωTp
(
ω2+ω2z
) [(gmpωz−gmnωTp)
+gmpωTpω
2
z −gmnωTpω2z
]
. (2.6)
It is important to note that the denominators in Equation 2.5 and Equation 2.6 are always
positive. Therefore, they are omitted from the analysis as they have no effect on the sign of
Re{Yt} and Im{Yt}. We define
Cx ,Cext+Cpar+
Ctune
2
, (2.7)
where Cext is the external capacitor placed across the Crystal (XTAL), and Cpar is the
equivalent parasitic capacitor across the crystal I/O pins, e.g., including the XO buffer input
capacitance3. Ctune/2 is the series combination of on-chip tuning capacitors.
3It is important to note that active inductor and cross-coupled pair capacitances are already accounted for
in Equation 2.3 and Equation 2.4, respectively.
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Figure 2.15:
Small signal model of differential crystal oscillator for parallel resonance
region
2.7.2 Crystal Oscillator Small Signal Analysis for ωrs < ω < ωrp
The equivalent small signal model for ωrs < ω < ωrp (i.e., parallel-resonance mode) is
shown in Figure 2.15. First, we obtain the real part of the crystal oscillator total impedance,
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Yt , for ωrs < ω < ωrp . This is defined as
Re{Yt}(ω)|ωrs<ω<ωrp =
Re{Yxtal}|ωrs<ω<ωrp
+Re{Ycc+YLa} (2.8)
Using Figure 2.12, Yxtal in parallel resonance mode is given by
Yxtal (ω)|ωrs<ω<ωrp =
1
Re+ jωLe
(2.9)
In order to obtain Re{Yxtal}, a series-to-parallel transformation is needed to obtain the
equivalent parallel resistance, Rp4. The equivalent parallel resistance, Rp, is given by
Rp = Q2Re
=
ω2L2e
Re
. (2.10)
Using the fact that Le = 1/(ω2CL) at resonance,
Rp =
1
ω2ReC2L
. (2.11)
Since Re is related to R1 by
Re = R1
(
1+
C0
CL
)2
, (2.12)
4This is because Re{Yxtal} is 1/Rp.
37
we obtain
Rp =
1
ω2R1 (C0+CL)2
. (2.13)
Therefore, we obtain the first term in Equation 2.8, i.e., Re{Yxtal} as 1/Rp given by
Re{Yt}(ω)|ωrs<ω<ωrp = ω
2R1 (C0+CL)
2 . (2.14)
Secondly, we obtain the remaining two terms in Equation 2.8, i.e.,
Re{Ycc+YLa}(ω) =
1
2ωTp
(
ω2+ω2z
)×
[(
gmpωz−gmnωTp
)
ω2+gmpωTpω
2
z −gmnωTpω2z
]
. (2.15)
Now that the real part of the total admittance is obtained, we look at the imaginary part
of Yt which, using Figure 2.15, is
Im{Yt}|ωrs<ω<ωrp =
Im{Yxtal}|ωrs<ω<ωrp
+ Im{Ycc+YLa +YCx}. (2.16)
The imaginary part of crystal admittance is simply given by
Im{Yxtal}|ωrs<ω<ωrp = (Le)
−1 . (2.17)
However, since the crystal manufacturers already specify an equivalent parallel capacitance
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that ensures a parallel-mode resonance (i.e., CL), the crystal equivalent inductance, Le, has
little significance in our analysis.
Similar to the approach for Re{Yt}, we obtain the imaginary part the cross-coupled pair
and active inductor admittance. Using the small signal model of Figure 2.15, we obtain
Im{Ycc+YLa +YCx}(ω) = (2.18)
gmpω
2ωTp
(
1+ ω
2
ω2z
)
+
gmnω
2ωTn
− gmpω
2ωz
(
ω2
ω2z
+1
)
+ωCx. (2.19)
Before we provide a set of design considerations, two conditions need to be satisfied: 1)
Im{Ycc+YLa +YCx} should yield a capacitive admittance equal to the admittance of CL
at resonance to result in oscillation, and 2) the chosen design parameters must lead to a
positive value for Cext since this is a physical capacitor placed across the crystal. That is,
Im{Ycc+YLa +YCx−YCext}< YCL . Using Equation 2.18, Equation 2.7, and simplifying, we
get
gmp
2
1
ωTp
− 1ωz
1+ ω
2
ω2z
+
gmn
2ωTn
+(Cx−Cext)−CL < 0. (2.20)
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Expanding the terms, we obtain
1
2ωTn
(
ω2+ω2z
)×
−ω2z
[−gmpωTn−gmnωTp
+2ωTnωTp (CL− (Cx−Cext))
]
−ωz
(
gmpωTnωTp
)
+gmnω
2ωTp−2ω2ωTpωTn (CL− (Cx−Cext))< 0. (2.21)
The inequality in Equation 2.21 is a second order polynomial of ωz. In order to satisfy the
inequality, we ensure that there are no real solutions that can violate the inequality. We let
a=−gmpωTn−gmnωTp +2ωTnωTp (CL− (Cx−Cext)) , (2.22)
b= gmpωTnωTp, (2.23)
and
c=−gmnω2ωTp +2ω2ωTpωTn (CL− (Cx−Cext)) ; (2.24)
and ensure that a> 0, and b2−4ac< 0, to satisfy Equation 2.21. This derivation is presented
below:
Using Equation 2.22, for a> 0, we have
2(CL− (Cx−Cext))>
gmp
ωTp
+
gmn
ωTn
(2.25)
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Since gmp/ωTp =Cggp , and gmn/ωTn =Cggn , we obtain
2(CL− (Cx−Cext))>Cggp +Cggn (2.26)
This condition is easily satisfied since CL is large (e.g., 20pF).
Using Equation 2.23, and Equation 2.24, we want b2−4ac< 0, that is
b2−4ac=
g2mpω
2
Tnω
2
Tp
−4[−gmpωTn−gmnωTp
+2ωTpωTn (CL− (Cx−Cext))
]
[−gmnω2ωTp
+2ω2ωTnωTp (CL− (Cx−Cext))
]
< 0. (2.27)
Multiplying out the terms in Equation 2.27,
g2mpω
2
Tnω
2
Tp−4gmpgmnω2ωTnωTp−4g2mnω2ω2Tp
+8gmnω
2ω2TpωTn (CL− (Cx−Cext))
+8gmpω
2ω2TnωTp (CL− (Cx−Cext))
+8gmnω
2ω2TpωTn (CL− (Cx−Cext))
−16ω2ω2Tnω2Tp (CL− (Cx−Cext))2 < 0. (2.28)
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After cancellations, we obtain
g2mp +
(
16ω2Cggn +8ω
2Cggp
)
(CL− (Cx−Cext))
< 16ω2 (CL− (Cx−Cext))2
+4ω2CggnCggp +4ω
2C2ggn. (2.29)
2.7.3 Low Frequency Design Considerations
At low frequencies, (i.e., ω  ωrs) we must choose the design parameters to avoid
a parasitic oscillation. With an incorrect set of design parameters, the active inductor in
parallel with C0 can form an LC tank. The combination of this LC tank and the negative
resistance of the cross-coupled pair can result in an undesired oscillation.
A sufficient condition to avoid a parasitic oscillation is to choose the design parameters
such that Im{Yt} 6= 0 for ω  ωrs . Nevertheless, even if Im{Yt} is equal to 0 at a certain
frequency, parasitic oscillation is still avoided if we ensure that Re{Yt}> 0 for that frequency
(i.e., avoid parasitic oscillation by depriving the circuit of the necessary loop gain).
If we let Im{Yt} in Equation 2.5 equal to zero, three solutions for ω are obtained.
Firstly, at ω = 0 (i.e., DC), Im{Yt} becomes zero. Therefore, Re{Yt} must be made positive
(i.e., resistive to avoid loop gain) to prevent latch-up. Using Equation 2.6 and simplifying,
@ω = 0, Re{Yt}> 0⇒ gmp > gmn (2.30)
This makes intuitive sense as the positive resistance of the active inductor should dominate
over the negative resistance of the cross-coupled pair to result in a low loop gain at DC to
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prevent latch-up.
Secondly, we consider the ω2 coefficient in Equation 2.5. We select the design parame-
ters such that there is no real frequency which can result in Im{Yt} equal to zero. Therefore,
it is ensured that,
ω2 =
ωz
ωTp
−1
gmn +2ωTn (C0+Cx)
[
gmpωTnωz−gmpωTpωTn
+gmnωTpωz+2ωTpωTnωz (C0+Cx)
]
, (2.31)
is always negative to prevent parasitic oscillation. This yields the following inequality:
gmpωTnωz−gmpωTpωTn +gmnωTpωz+2ωTpωTnωz (C0+Cx)> 0. (2.32)
Rearranging, we obtain
gmpωTnωz+2ωTpωTnωz (C0+Cx)> gmpωTpωTn−gmnωTpωz (2.33)
Assuming gmpωTn  gmnωz, and some factoring, we obtain
ωz >
gmp
Cggp +2(C0+Cx)
. (2.34)
It is interesting to note that Equation 2.34 depends on the active inductor parameters.
Therefore, we need to choose the active inductor PMOS transistor size and the active
inductor resistance, RLa , judiciously to avoid a parasitic oscillation.
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2.7.4 Parallel Resonance Mode Design Considerations
In the parallel-resonance mode, we need to ensure that Re{Yt} 0 for oscillation start-
up. In order to simplify Equation 2.15, we assume that the active inductor zero frequency,
ωz, is much smaller than the PMOS transit frequency, ωTp (i.e., , ωz ωTp). At resonance
(i.e., ω = ωxo), we obtain
Re{Ycc+YLa}(ω = ωxo)≈
−gmn
2
· ω
2
xo
ω2z +ω2xo
. (2.35)
If we choose the design parameters such that ωxo ωz, we obtain
Re{Ycc+YLa}(ω = ωxo)≈
−gmn
2
. (2.36)
It is important to note that it is indeed desirable to set ωxo ωz. This is to avoid loading the
crystal with the active inductor circuit at resonance. Essentially, ωxo ωz, means that the
active inductor impedance is large at resonance. Using Equation 2.14 and Equation 2.36, we
obtain a start-up condition (Re{Yt} 0) at resonance which is
−gmn
2
+ω2xoR1 (C0+CL)
2 0, (2.37)
which results in
gmn ·
1
2ω2xoR1 (C0+CL)
2  1 , (2.38)
which is, in an essence, GmRP 1.
Since Yxtal is inductive in this region, we need to choose the design parameters (such as
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gmn , gmp , and RLa) such that the combined admittance presented to the crystal is positive
(i.e., capacitive) in the parallel resonance regime. The admittance should precisely be equal
to the admittance of CL to result in oscillation at the desired frequency. Using Equation
2.29, we make the following assumptions to formulate a set of design equations to satisfy
Equation 2.21. We assume that
4(CL− (Cx−Cext))2CggnCggp +C2ggn. (2.39)
This is a reasonable assumption, since CL is often much larger than the NMOS and PMOS
gate capacitances. Using this assumption, Equation 2.29 simplifies to
g2mp
ω2 (CL− (Cx−Cext)) +16Cggn +8Cggp < 16(CL− (Cx−Cext)) . (2.40)
In order to make (2.40) more tractable, we make the following design choice. If we ensure
that,
8
(
ωxo
ωTp
)2
 Cggp
CL− (Cx−Cext) , (2.41)
a simple design condition is achieved. That is
CL− (Cx−Cext)>Cggp +Cggn , (2.42)
yields a positive external capacitor for parallel region oscillation.
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2.7.5 Duty Cycle Correction Analysis
The new duty cycle correction scheme used in the frequency quadrupler is shown in
Figure 2.16. The new DCC circuit ensures the generation of the 25% duty cycle 1X clocks
so that when these are combined, the duty cycle of the 96MHz, 2X clock is 50%. A non-50%
duty cycle 2X clock will result in unwanted spurs in the 4X clock. If the duty cycle of
the input to an XOR plus delay-based frequency doubler in non-50%, the output of the
frequency doubler will have large unwanted spurs. And, if the quadrupler is used as a PLL
reference, these spurs can then degrade, often severely, the synthesizer integrated phase
noise. Therefore, the duty cycle of the 2X clock must be tightly controlled.
We will now outline the small signal analysis of the DCC. In order to obtain the loop
gain, the DCC loop is broken at the error amplifier output. The transfer function from the
break point all the way to the return point is then calculated. This transfer function is indeed
the loop gain.
We need to know how the DCC control voltage, vc, affects the 2X clock duty cycle.
This derivation requires a few steps. First, it is required to obtain a relationship between
the skewed inverter switching point, tsw5, and the DCC control voltage, vc6, i.e., δ tswδvc . This
relationship is written as
δ tsw
δvc
=
δ tsw
δvin
× δvin
δvc
. (2.43)
5Defined as the time when the skewed inverter output is equal to VDD/2.
6Since the inputs to the skewed inverters are differential and the 25% duty cycle clocks are a dual of one
another, it is sufficient to analyze the behavior of one skewed inverter and apply the results throughout the
analysis.
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Figure 2.16: The duty cycle correction scheme used in the frequency quadrupler
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The changes in the 1X, 25% duty cycle clock, δDC1X , can then be readily obtained as
δDC1X
δvc
=−2δ tsw
δvc
× 1
Txo
, (2.44)
where Txo is the XO period. The factor of 2 multiplier accounts for the fact that since both
the rising and falling edges move with respect to changes in vc, the resulting change in 1X
duty cycle is doubled. The negative sign is due to the inverter operation.
We assume a sinusoidal waveform for the XO given by vXO(t) = AXO sin(ωXOt), where
AXO is the XO amplitude, and ωXO is the XO frequency. Using the XO sinusoidal waveform
equation,
δvXO
δ t
= AωXO cos(ωXOt). (2.45)
For t = tsw, vXO = vin, and using Equation 2.45 we obtain
δ tsw
δvin
=
1
AωXO cos(ωXOtsw)
. (2.46)
We now obtain the second term in Equation 2.43, i.e., δvinδvc .
δvin
δvc is obtained in two steps:
First, the skewed inverter small signal output current change with respect to changes in DCC
control voltage, vc, is obtained. Second, the skewed inverter small signal output current
change with respect to input voltage, vin, is obtained. That is,
δvin
δvc
=
δ Id
δvc
∣∣∣
vin=0
δ Id
δvin
∣∣∣
vc=0
, (2.47)
48
where
δ Id
δvc
∣∣∣∣
vin=0
= gmc
gmn
gmn +
1
roc
, (2.48)
and
δ Id
δvin
∣∣∣∣
vc=0
= gmp +
gmn
1+gmnroc
. (2.49)
Parameters gmp , gmn , gmc , and roc are the trans-conductance of skewed inverter PMOS,
trans-conductance of skewed inverter NMOS, trans-conductance of skewed inverter bottom
current control NMOS, and output resistance of skewed inverter bottom current control
NMOS transistors, respectively. Therefore,
δvin
δvc
=
gmc
gmn
gmn+
1
roc
gmp +
gmn
1+gmnroc
. (2.50)
Using Equations 2.43, 2.44, 2.46, and 2.50. For a 25% duty cycle switching point
(i.e., tsw = TXO/8),
δDC1X
δvc
=
−√2
Api
gmc
gmn
gmn+
1
roc
gmp +
gmn
1+gmnroc
. (2.51)
Equation 2.51 establishes the relationship between the duty cycle of 1X clock (DC1X ) and
the DCC control voltage, vc.
Since the pair of 25% duty cycle 1X clocks are XORed to form a 50% duty cycle clock
at twice the frequency (i.e., the 2X clock), we need another factor of 2 multiplier to obtain
the changes in the duty cycle of 2X clock. Therefore,
δDC2X
δvc
= 2
δDC1X
δvc
. (2.52)
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Now that we have established the relationship between the duty cycle of 2X clock (DC2X )
and the DCC control voltage, vc, we continue the loop gain transfer function calculation
from the output of the XOR gate. Using Figure 2.16, the average (DC) of the 2X clock, vp,
is obtained as
vp(ω) = DC2X · VDD1+ jωRC , (2.53)
where RC is the time constant of the averaging low pass filter. Similarly, the average (DC)
of the 2X clock, vn, is obtained as
vn(ω) =−DC2X · VDD1+ jωRC . (2.54)
The OTA output voltage, VoutOTA , is then obtained as
Voutota(ω) = 2 ·DC2X ·
VDD
1+ jωRC
·AOTA, (2.55)
where AOTA is the voltage gain of the OTA7.
Using equations 2.51, 2.52, and 2.55, we obtain the DCC loop gain as
LGDCC(ω)
−4√2
AXOpi
·
gmc
gmn
gmn+
1
roc
gmp +
gmn
1+gmnroc
VDD
1+ jωRC
·AOTA. (2.56)
7Since the dominant pole of the DCC feedback loop is set by the averaging low pass filters in the kHz
range, (i.e., much lower than the OTA bandwidth) we ignore the frequency response of the OTA for loop gain
analysis.
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CHAPTER III
A Low Voltage Sub 300µW 2.5GHz Current Reuse VCO
3.1 Introduction
Low supply voltages due to process scaling are an impediment to reducing the VCO
power consumption, because they limit the choice of VCO topologies to those that do not
have a high DC to RF conversion efficiency. VCO topologies such as CMOS current reuse
and cross coupled CMOS have excellent DC to RF efficiencies, often a factor of two better
than NMOS or PMOS only VCOs [30]. However, the standard implementation of such
VCOs, where a PMOS transistor is stacked on top of an NMOS transistor, requires a supply
voltage larger than the sum of the threshold voltages of the two transistors, Vthn +Vthp . In
order to have reliable operation over PVT, the minimum supply voltage is more than this
sum and can be as high as 1.1V in a 65nm digital CMOS process. In addition, VCOs are
highly sensitive to supply noise, pushing, and pulling, and therefore a regulated voltage is
always required. This further lowers the available internal voltage supply for VCOs and
makes the use of CMOS VCOs operating from a low supply even more difficult.
In recent years, researchers have reported a number of VCOs using AC coupling capaci-
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Figure 3.1: The proposed AC coupled current reuse VCO
tors to achieve better phase noise and higher FoM by operating the transistors in class C
regime. However, low start up gain restricts the VCO topology to NMOS or PMOS only for
low voltage operation [31], or else the penalty of a high supply voltage if the more efficient
CMOS topology is used [32].
This work offers a simple technique to enable CMOS current reuse VCOs to operate at
very low supply voltages by adding an AC coupling capacitor to achieve good phase noise at
low power consumption. Introduced in [33], a 1.25V two-transistor current reuse VCO uses
a PMOS and an NMOS transistor to provide negative resistance to sustain oscillation in an
LC tank. Figure 3.1 shows the proposed current reuse VCO which operates with a supply
voltage as low as 0.6V, which is much lower than the sum of NMOS and PMOS threshold
voltages. In steady state, the operation of the VCO can be divided into two parts during each
cycle: in the first half cycle, both MN and MP are on, injecting energy into the LC tank; and
in the second half cycle, both transistors are off, and energy is dissipated through the loss of
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the tank.
In the modified current reuse VCO, the voltage at node P is AC coupled to gate of MN
(node P′) through capacitor CC. A separate DC bias is applied to the gate of MN through
resistor Rbias to independently set its gm to ensure start up at lower supply voltages. This
enables both MN and MP to operate in saturation even at supply voltages as low as 0.6V
and still provide the needed start up gain. This in turn reduces the power consumption while
enabling low phase noise operation.
3.2 Design Methodology
The focus of this design is to minimize power consumption while meeting the phase
noise requirement for a desired application at a very low voltage supply. A large induc-
tance is desired to achieve a very low power VCO. However, the inductance cannot be
arbitrarily increased as VCO phase noise is limited by kT/C and Q, where C is the total
tank capacitance, and Q the quality factor of the VCO tank. For a fixed oscillation frequency
and constant Q, as inductance is increased, total tank capacitance C is reduced, therefore
increasing kT/C and degrading the phase noise. The tank quality factor of the VCO shown
in Figure 3.2 is given by Qtank = Rp
√
C
L , where it is dominated by the inductance L and
its equivalent parallel resistance Rp. The power consumption of an LC VCO is directly
proportional to Rp.
In a conventional current reuse VCO [33], meeting the startup condition over PVT for a
supply voltage lower than 1V is difficult. An AC coupling capacitor, CC, enables the VCO
to work at much lower supply voltages because gmn can be independently adjusted to meet
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Figure 3.2: Small signal model of the proposed AC coupled VCO
the startup condition in Equation 3.1 by increasing the bias voltage Vbias. In order to operate
the VCO at the lowest voltage supply, the start up gain needs to be maximized by choosing
large values for CC and Rbias. This is explained by looking at the impedance ZP at node P at
resonance using the small signal model in Figure 3.2. Impedance ZP should be negative to
ensure start up so that
ZP =
(
1
R′bias
+ |α|gmn +gmp−|α|gmngmpRP
)−1
< 0, (3.1)
where gmn and gmp are the trans-conductances of MN and MP, R
′
bias the equivalent
resistance seen at node P due to Rbias, and α = v′p/vp is the voltage divider ratio between
nodes P and P′. It is important to choose the optimum values for CC and Rbias to have
sufficient start up gain. In an ideal case v′p/vp must be close to one. As suggested by Figure
3.2, CC should be bigger than Cgs (capacitance at node P′) by a large factor so to maximize
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the transfer function
v′p
vp
= |α|=
(
1+β +
1
sRbiasCC
)−1
, (3.2)
where β =Cgs/CC. Using Equation 3.2, a lower bound for bias resistance Rbias is derived
as
Rbias ≥ 1ωCC
(
|α|√
1−|α|2(1+β )2
)
. (3.3)
In addition, Rbias should be large to avoid degrading the tank quality factor by reducing
the impedance at node P. Using Figure 3.2, R′bias at resonance is given by
R′bias =
(
1+Q2
Q2
β 2+2β +1
)
Rbias, (3.4)
where Q= RbiasCgsω is the quality factor of parallel combination of Cgs and Rbias. For
β  1 (CgsCC), we can assume that R′bias ≈ Rbias. To avoid degrading the tank Q by more
than 10%, R′bias should be approximately 10 times larger than RP. This is a conservative
approximation because it only considers the inductor parallel resistance Rp and not the
loading effect of MN, MP, and the capacitor bank. Therefore, Rbias ≈ 10 ·Rp is more than
enough to avoid significant Q degradation.
3.3 Practical Design Considerations
The prototype VCO, implemented in 65nm CMOS, uses a compact 5 turn 8nH inductor
with a quality factor of 11. This results in an equivalent parallel tank resistance RP ≈ 1.4kΩ.
55
Considerably higher Q values can be obtained at the cost of larger inductor area, which will
further improve the phase noise and lower the power consumption.
Transistors MN (4.8µm/80nm) and MP (18µm/80nm) are sized so to meet the startup
condition in Equation 3.1 for a voltage supply as low as 0.6V. Flicker noise upconversion
is reduced by avoiding the use of minimum length transistors. Using longer transistors
also improves the VCO loaded Q and reduces the noise contribution of MN and MP by
reducing their effective gds [30]. An AC coupling capacitor CC=250fF (β ≈ 0.02) is used,
which is large enough to result in a voltage divide ratio |α| ≈ 0.96 from Equation 3.2. From
Equation 3.3, a resistor bias value Rbias ≥ 1.4kΩ is sufficient for start up; and according to
Equation 3.4, Rbias≈ 10 ·RP= 14kΩ for minimum Q degradation of the tank. The analysis to
optimize the start up gain and minimize the tank Q degradation, leads to Rbias values ranging
from 1.4kΩ to 14kΩ. However, the thermal noise of Rbias is also important. Considering
sufficient start up gain, minimal Q degradation, and the thermal noise contribution of Rbias,
an optimum value of 5kΩ is chosen.
3.4 Implementation and Measurement
The prototype VCO (Figure 3.3) is implemented in a 1P9M 65nm digital CMOS process
and occupies a core area of 0.13mm2. The inductor is formed with thick metal 9 and tuning
is achieved with a 5 bit bank of MIM capacitors. The varactor is formed with an N type MOS
capacitor biased at 0.55V for all measurements. The simulated VCO gain is approximately
45MHz/V. The device is packaged in a 40 pin 6×6 QFN package. Phase noise is measured
using an Agilent E5052B source analyzer, and current is sensed with a Keithley 2400 source
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Figure 3.3: Chip photo of AC coupled VCO
meter.
The measured tuning range is 2.17GHz to 2.9GHz and the VCO operates with supply
voltage as low as 0.6V. Figure 3.4 shows the measured phase noise and power consumption
at 2.53GHz for different supply voltages. With a 0.7V supply, the measured VCO phase
noise at a 3MHz offset is -122.6dBc/Hz with a power consumption of 185µW. For a 0.85V
supply, phase noise is improved to -126.1dBc/Hz with a 288µW power consumption. For
applications requiring better performance, a phase noise of -130.1dBc/Hz is achieved by
increasing the supply to 1.3V with a 0.9mW power consumption.
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Figure 3.4:
Measured VCO phase noise and power consumption at 2.53GHz for different
supply voltages
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The oscillator Figure of Merit (FoM) and FoMT defined as
FoM = 20log
(
f0
∆ f
)
−10log(P)−L {∆ f} (3.5)
and
FoMT = FoM+20log
(
FT
10
)
(3.6)
where
FT = 2
Fmax−Fmin
Fmax+Fmin
(3.7)
are used to characterize the VCO at a frequency f0, whereL {∆ f} is the phase noise at ∆ f
offset, and P, the power consumption in mW. Figure 3.5 shows the FoM associated with
phase noise measurements in Figure 3.4. The VCO FoM is 188.5dB for supply voltage of
0.7V. At 0.85V, FoM is 190.2dB with phase noise of -126.1dBc/Hz at 3MHz consuming
280µW. This is the highest FoM reported for a current reuse VCO with power consumption
below 300µW1.
An instrument screen shot of phase noise measurement for the peak FoM is shown in
Figure 3.6.
Figure 3.7 shows the measured phase noise at 2.53GHz with a 0.7V supply at -30, 25
and 120◦C. At 3MHz offset, worst phase noise is -120dBc/Hz at 120◦C with FoM of 185dB.
Phase noise variation across temperature is 2.2dB.
Figure 3.8 shows the variation in phase noise for different Vbias values (MN gate bias)
along with the corresponding power consumption. The best phase noise power tradeoff is
1As of the date of publication in [23].
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Figure 3.5:
Measured VCO FoM at 2.53GHz and power consumption for different supply
voltages
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Figure 3.6: Instrument screen shot of phase noise measurement with a 0.85V supply
61
Figure 3.7: Measured phase noise at 2.53GHz over temperature
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Figure 3.8:
Measured phase noise at 2.53GHz versus NMOS gate bias voltage with a 0.85V
supply
obtained with Vbias set to 0.5V. Increasing Vbias beyond a certain point degrades the phase
noise while increasing the power consumption as MN enters the triode region.
Table 3.1 summarizes the performance of the prototype VCO with comparison to some
recent low power counterparts. At 0.85V, the proposed AC coupled current reuse VCO
achieves a phase noise of -126.1dBc/Hz at 3MHz offset for an oscillation frequency 2.53GHz
and consumes 280µW. This corresponds to a FoM of 190.2dB which is comparable to the
state of the art. Considering the 2.17GHz to 2.9GHz (29%) tuning range, the Figure of Merit
with Tuning (FoMT) is 199.4dB, which is the highest, reported for any current reuse VCO2.
2As of the date of publication in [23].
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Table 3.1: VCO performance comparison
Parameter This CICC ‘11 CICC ‘11 ISSCC ‘12 LMWC ‘11 LMWC ‘09 ISSCC ‘05
Work [34] [35] [32] [31] [36] [33]
Freq. (GHz) 2.53 1.6 5.6 3.92 (7.84/2) 3.1 3 1.97
FT (%) 29 26 4 33 20 21 -
PN (dBc/Hz) -126.1 -130 -132.3 -132.5 -121 -131 -125
at 3MHz
VDD(V ) 0.85 1 0.6 1.5 1 1.5 1.25
Power (mW) 0.28 2.6 4.2 6 0.56 1.7 1
FoM (dB) 190.2 180.4 191.5 185.6 183.9 188.7 181.3
FoMT (dB) 199.4 188.7 183.5 195.9 189.8 195.2 -
Area (mm2) 0.13 - 0.48 0.49 0.77 0.3 -
(w/ pads) (w/ pads)
Tech. 65nm 65nm 0.13µm 55nm 0.18µm 0.18µm 0.18µm
Topology CMOS NMOS NMOS N/PMOS PMOS CMOS CMOS
AC coupled QVCO QVCO w/ combined for Class C Current Current
current reuse cap coupling constant FoM w/ startup cct reuse reuse
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CHAPTER IV
A 2.4GHz 2Mb/s Digital PLL-based Transmitter for
802.15.4 in 130nm CMOS
4.1 Background
The IEEE 802.15.4 standard specifies a 2.4GHz PHY that uses Offset-Quadrature Phase
Shift Keying (O-QPSK) modulation with half sine pulse shaping [15]. This modulation
is equivalent to Minimum Shift Keying (MSK) and MSK transmitters are typically imple-
mented using cartesian or fractional-N PLL based modulators. Cartesian transmitters use in
phase and quadrature paths requiring DACs, low pass filters, and RF mixers. These tend
to be power hungry and the use of analog components makes this approach unsuitable for
nanometer CMOS processes.
Although many 2.4GHz band transmitter/PLL designs are reported, most have some
limitations. [37] and [38] are based on analog fractional-N PLLs and use components
such as charge pumps and analog low pass filters, making them less suitable for nanometer
CMOS. Although [39] employs a digital fractional-N PLL, it suffers from fractional spurs
due to nonlinearity and finite resolution of the time-to-digital converter (TDC). Furthermore,
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TDC based digital PLLs require extensive calibration of delay elements to reduce spurs.
The digital PLL in this work is based on the design reported in [6, Ferriss, Flynn].
However, there are several important improvements distinguishing the ZigBee TX presented
here:
• A low power compact 0dBm PA is designed to drive a 50Ω antenna discussed in
Section 4.5. This is more than 20dB improvement compared to [6, Ferriss, Flynn]
• The VCO used in [6, Ferriss, Flynn] is unable to meet the ZigBee center frequency
and tuning range. Therefore, the VCO in this work is re designed to have better phase
noise, accurate center frequency, and ZigBee compliant tuning range. This is mainly
due to new LC tank outlined in Section 4.6
• The current draw of the DAC is reduced by 66% to improve the TX efficiency
• The frequency modulation rate in this work is 2Mb/s, twice what is reported in [6,
Ferriss, Flynn]
In this work, a digitally dominant Σ∆ fractional-N PLL based transmitter achieves an MSK
modulation rate of 2Mb/s. A compact power amplifier that does not require an output
matching network delivers -2dBm of output power to a 50Ω load. The prototype transmitter
is largely comprised of synthesized digital logic and the only analog components are a VCO,
two DACs, and a multiplexer. An oversampled one bit phase quantizer is used instead of
a TDC as a phase detector. Because the phase detector is formed with a single flip-flop, it
does not require calibration of delay elements and is more linear therefore reducing spurs
associated with the use of multi bit TDCs. Furthermore, a high reference frequency places
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the fractional spurs out of band. A self calibrated two point PLL modulation scheme allows
modulation rates that far exceed the loop bandwidth.
4.2 Transmitter Architecture
Figure 4.1 shows a block diagram of the prototype transmitter. The transmitter is
comprised of a mostly digital fractional-N PLL modulator and a two stage power amplifier.
A digital Phase Detector (PD) compares the reference clock and the divided down VCO
output. A digital integrator averages the PD output. This averaged output sets the VCO
varactor voltage. The output of the integrator is converted to the analog domain by a resistor
string Σ∆ DAC. As explained later, two control paths, incorporating two DACs and a digital
sampler, enable a self calibrated two point modulation scheme. A two stage PA delivers an
output power of up to -2dBm to a 50Ω load. A programmable divider is controllable from 8
to 15. A second order ∆Σ modulator controls the divider.
4.3 Phase Detector Overview
Figure 4.2 shows a block diagram of the phase detector first presented in [40]. A single
flip-flop oversamples the phase difference, ∆φ , between the reference and the divided down
VCO. The quantized phase information is also fed back to the input of the Σ∆ divider to
keep the phase difference between the reference and divider output small. The operation
of this feedback loop is similar to that of a delta modulator (Figure 4.2) which consists of
a feedback loop with a quantizer in forward path, and an integrator in the feedback path.
Integration in the feedback path is achieved by feeding quantized phase information back to
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Figure 4.1: The prototype 802.15.4 transmitter
the frequency control of the divider. The delta modulator helps keep ∆φ smaller than one
quantization step. The quantization noise from the fractional-N Σ∆ modulator of the divider
acts as dither for the oversampled phase quantizer. The integrated output (digital) of the
phase detector is a digital word equal to the phase difference between reference clock and
divided down VCO.
Figure 4.2:
The digital phase detector and equivalent model which is a delta modulator [6]
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4.4 Frequency Switching Scheme
MSK modulation is a form of FSK with frequency deviation of 1/(2×TC). For 802.15.4,
the bit period TC is 1/(2MHz) giving a frequency deviation of 500kHz relative to the channel
frequency. A two point self calibrated frequency switching modulation scheme enables
modulation rates much higher than the PLL bandwidth. A block diagram of the frequency-
switching scheme is shown in Figure 4.3 [6]. VCO control is split into two paths, one path
for each frequency f+ and f−. During each bit period the loop attempts to settle to either
f+ or f−. At the end of each bit period, the digital value of the VCO control is sampled.
The difference, delta, between the control word for f+ and f−, is calculated and updated.
This difference, delta, is added to the VCO control for frequency f+ to give an initial VCO
control value for frequency f−. As the modulation continues to switch between f+ and
f− , the estimate of delta converges to the correct VCO input difference for the required
frequencies f+ and f−. When delta converges, then to a first order, the frequency switching
rate is no longer dependent on the settling time of the PLL because the correct input to
the VCO is readily applied for each frequency change. An example of settling behavior is
shown in Figure 4.3, where after some data transitions, accurate VCO control inputs for the
two frequencies are determined.
Figure 4.4 shows a more detailed block diagram of the modulation scheme. A digital
IIR filter averages the difference between f+ and f+ and two control paths for the VCO
are formed with Σ∆ resistor string DACs. An analog multiplexer switches between the two
VCO control voltages generated by the DACs at each data transition.
69
Figure 4.3:
The two point frequency modulation scheme operation and an example settling
behavior [6]
Figure 4.4: Implementation details for the two point modulation scheme [6]
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Figure 4.5: The two stage resistor feedback inverter based power amplifier
4.5 Power Amplifier
Figure 4.5 depicts the power amplifier used in this work. The PA is comprised of two
stages. The first stage is an inverter amplifier with resistive feedback. Because of the
feedback resistor R f , the first stage of the PA is self biased. Linearity is improved as the bias
point of the first stage is set at the middle of the analog (high gain) swing range. The input
resistance of the first stage is approximated by Rin ≈ 1/(gm1+gm2), and the first stage is
sized to have a large input resistance to avoid loading the VCO. The second stage is sized to
deliver 0dBm to a 50Ω load.
There are no internal/external matching circuits or inductors used in this PA yielding a
compact area. The PA efficiency is defined as the output power divided by average DC power
given by Equation 4.1 where Iavg is estimated to be half of Ip, the peak current delivered
to the load. The PA is designed to have a 0dBm output power with simulated efficiency of
17%.
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PA Efficiency =
Pout
PDC
≈ I
2
p ·RL
VDD · Iavg (4.1)
4.6 Voltage Controlled Oscillator
The voltage controlled oscillator used in this transmitter is shown in Figure 4.6. An
NMOS, voltage biased LC topology is chosen due to its simplicity and good phase noise.
A 6nH inductor with center tap provides the DC bias and an NMOS cross coupled pair
compensates the tank loss during oscillation. The varactors are formed by NMOS devices in
an n-well. The source and drain of the varactor is shorted together and VCO control voltage,
Vctrl , is applied to the gate. Coarse tuning is achieved by a 5 bit binary weighted bank of
differential MiM capacitors with a series NMOS switch.
An example of a coarse tuning capacitor circuit used in this work is shown in Figure 4.6
[41]. Vsw is set to VDD when the switch is OFF and to GND when the switch is ON. This
method results in the largest achievable voltage difference (within the oxide breakdown
limits) across the NMOS switch during both the ON and OFF states. The large overdrive
during ON stage improves the Quality factor (Q) of the tank by reducing the NMOS switch
ON resistance. The large overdrive during the OFF state avoids leakage based noise injection.
Under steady state oscillation where a coarse tuning capacitor is OFF, leakage current is
greatly reduced since both VGS and VGD of the NMOS switch are biased around a negative
voltage (−VDD). This results in a significantly improved phase noise compared to [6, Ferriss,
Flynn].
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Figure 4.6: The VCO used in the transmitter
4.7 Σ∆ Digital to Analog Converter
A first order Σ∆ DAC is used to apply the digital loop filter output word to the analog
VCO used in the DPLL. An alternative approach is to directly modulate a number of small
capacitors in the LC tank. However, this method is complex and results in a large power
consumption [42]. This is mainly due to the difficulty of reducing the capacitor switching
noise (i.e., the effective quantization noise of the capacitor DAC) at the VCO output.
Methods such as dynamic element matching and use of a high frequency (e.g., 400MHz),
high order Σ∆ modulator are needed to reduce this noise. Therefore, we use a simple Σ∆
DAC at the digital filter output to set the VCO varactor voltage [40].
A block diagram of the ∆Σ DAC is shown in Figure 4.7. The 32 bit digital loop filter
output word is converted to a 5 bit word using a first order digital ∆Σ modulator. The ∆Σ
modulator clock is 200MHz which is the same as the PLL reference frequency. A first
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0010...101 ∆Σ DAC Vctrl
32 5
200MHz 
From Loop Filter
Figure 4.7: The ∆Σ DAC block diagram
order ∆ΣM is intentionally chosen as the output increments by only one value at each clock
edge for a DC input.1 When the PLL is settled and locked, the digital loop filter outputs a
constant DC (or very close to DC) value. Therefore, only one DAC code changes most of
the time. This greatly simplifies the resistor string DAC design as it eliminates the need for
high linearity which could otherwise increase the power consumption and area. A reference
frequency of 200MHz is chosen to sufficiently shape the the ∆ΣM quantization noise to
higher frequencies. It is important to note that the DAC clock frequency is not limited
to the PLL reference frequency. This is because the DAC can be clocked from the VCO
and divider path which can run at a much higher rate than the overall PLL reference. In
this work, PLL reference of 200MHz, together with some RC low pass filters resulted in
sufficient reduction of the ∆Σ DAC noise at the PLL output.
4.8 PLL Small Signal Frequency Domain Model
In this section, we derive the frequency domain small signal model for the DPLL. First,
the frequency domain models for various sub blocks used in the DPLL are outlined. Then,
1This is in contrast to a higher order ∆ΣM that has a wider output range for a DC input [43]
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Figure 4.8: Simplified PLL block diagram
the overall frequency domain small signal model for the PLL is presented. It is important to
note that because of the feed forward path from phase detector output to the ∆ΣM input, the
transfer function of the flip flop phase detector based DPLL is different than a generic PLL.
The methodology for small signal modeling and noise calculation is adopted from Perrott’s
classic work [44].
The simplified DPLL block diagram (two point modulation removed) is shown in Figure
4.8. For small signal analysis, the low pass filter at DAC output (which is there to suppress
the DAC quantization noise) is ignored since its corner frequency is well outside the PLL
bandwidth and therefore has little effect on the loop. In our small signal analysis, the phase
detector gain is KPD, the digital integrator transfer function is H(z), and the VCO transfer
function is VCO( f ).
4.8.1 Phase Detector Model
Perhaps the most interesting transfer function derivation belongs to the phase detector,
so we begin there. The phase detector used in this DPLL is a single D-type flip flop where a
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Figure 4.9: Phase detector operation
clean reference is applied to the clock input, and the PLL divider output is applied to the D
input. Therefore, VCO edges (at the divider output), which have jitter, are sampled by the
clean reference edges as shown in Figure 4.9. For a large phase difference (time difference)
∆φ (∆t) between ref and div, the flip flip will act as a limiter where the output, Q, is stuck
at +1 if div is early, and -1 if div is late. This behavior is large signal and therefore useless
in deriving a small signal model for the DPLL. In a phase locked synthesizer, ∆φ is small.
And, because div edges have jitter, Q is no longer stuck at +1 or -1. Rather, it will toggle
between +1 and -1 with a distribution that depends on the jitter of div edges (Figure. 4.9).
To derive the small signal phase detector gain, KPD, we must look at the statistical
behavior of the flip flop output, Q. We define the average of the phase detector output as
µ ,< Q>. This parameter is useful in PLL small signal calculations. We need a statistical
method to calculate µ . If we assume a certain Probability Density Function (PDF) for
divider jitter2 as shown in Figure 4.9, the probability that div is early, Pr(early), and the
probability that div is late, Pr(late), is the area under +1 and -1, respectively. We obtain
µ = (+1)Pr(late)+(−1)Pr(early). (4.2)
2The PDF will be calculate later
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As a quick check, in the case where div is early half the time, and late the other half,
µ becomes zero since Pr(early) = Pr(late) = 0.5. A different µ is obtained when ∆φ is
changed by a small amount. Therefore, the phase detector small signal gain is defined as
KPD =
δµ
δφ
. (4.3)
Phase detector gain, KPD, calculation is outlined below for the case where the div edges
have a Gaussian distribution.3. Starting with Pr(late) calculation, first, an expression for
average output µ is obtained. Then, KPD is obtained using the expression for µ .
Pr(late) =
1
σ
√
2pi
∞∫
0
e
(−x+φ)2
2σ2 dx, (4.4)
where σ is the standard deviation of div jitter, and φ the phase difference at phase detector
input. A change of variables yields
Pr(late) =
1√
2pi
∞∫
φ
σ
e
−y2
2 dy. (4.5)
Using the Q function,
Pr(late) = Q
(
φ
σ
)
≈ 1
2
− φ
σ
√
2pi
. (4.6)
Using the relationship µ = 2×Pr(late)−1, letting σ = σ∆t (where ∆t = ∆φ Tre f2pi ), and taking
the derivative,
KPD =
1
σ∆t
√
2pi
. (4.7)
3This is a reasonable assumption for frac-N ∆Σ PLLs as shown in [45]
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Figure 4.10: Phase detector feedforward path
This expression is similar to the result reported by Da Dalt in [46].
Since the derived the phase detector small signal gain depends on standard deviation of
phase detector input, σ∆t (i.e., standard deviation of [tre f − tdiv]), we need to obtain σ∆t to
calculate KPD.
In a Bang Bang (BB) integer-N PLL that uses a similar phase detector, the calculation of
σ∆t is rather straightforward. As outlined in [47], σ∆t is directly related to the VCO jitter
(phase noise). Therefore, σ∆t (and consequently KPD) is readily obtained from stand-alone
VCO phase noise simulations. However, we are unable to use this method to obtain σ∆t
for the DPLL in this work because the ∆ΣM in the feedback divider affects σ∆t . The time
difference at the input of the phase detector due to the ∆ΣM is given by
TVCO
n−1
∑
k=0
e∆Σ[k], (4.8)
where TVCO and e∆Σ[k] are VCO period and ∆ΣM quantization noise, respectively. It is
important to note that because of the fractional divider, this variation is now larger than that
of an integer-N PLL. Therefore, the PD gain (which is is function of the variance of this
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variation) is different compared to the integer-N PLL. The variance is given by
σ2∆t,∆Σ =
T 2VCO
6
, (4.9)
and
σ2∆t,∆Σ =
T 2VCO
2
, (4.10)
for a ∆ΣM order of 2 or 3, respectively [48]. The ∆ΣM used in DPLL is second order. In
addition to the deterministic jitter of ∆ΣM, the VCO jitter also contributes to the overall
∆t at the phase detector input. An approximate relationship for contribution of VCO jitter
(σVCO), based on loop parameters is derived in [47] given by
σ∆t,VCO ≈
√
pi
8
σ2VCO
βKT
, (4.11)
where σ2VCO, β , and KT are variance of open loop VCO jitter, loop filter proportional gain,
and VCO time domain gain, respectively. VCO time domain gain, KT can be obtained from
the more common VCO frequency domain gain, Kv, as follows:
FVCO = F0+Kv ∗Vin, (4.12)
where FVCO,Vin, and F0 are the VCO frequency, the varactor voltage, and the VCO frequency
with Vin = 0V, respectively. KT , defined as
δTVCO
δVin
is calculated below: Using Equation 4.12,
TVCO =
1
F0+KvVin
. (4.13)
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Factoring out F0, we obtain
TVCO =
1
F0
1
1+Vin KvF0
, (4.14)
assuming Vin KvF0  1,
TVCO ≈ 1F0
(
1+Vin
Kv
F0
)
. (4.15)
Therefore, KT is obtained by taking the derivative wrt to Vin, that is
KT ≈ KvF20
. (4.16)
The standard deviation of jitter at phase detector input is the sum of the two contributions
given by
σ∆t = σ∆t,VCO+σ∆t,∆Σ. (4.17)
4.8.2 Digital Integrator, DAC, VCO, and Divider Models
The digital accumulator transfer function is given by
H(z) = KI
z−1
1− z−1 ≈
KI
j2pi f T
, (4.18)
where KI is the integrator gain.
The Σ∆M transfer function is unity. The DT to CT conversion of the DAC is approxi-
mated as 1/T .
The VCO is modeled as
VCO( f ) =
Kv
j f
, (4.19)
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where Kv is the VCO gain often in units of MHz/V.
The integer part of the divider is simply modeled as
DIV ( f ) =
1
N
, (4.20)
where N is the divider value. The fractional part of the divider, however, is a discrete time
signal because of the ∆Σ modulator and is therefore modeled as
φn[k]
n[k]
= 2pi
z−1
1− z−1 , (4.21)
where n[k] is the deviation in divider value and φn[k] is the output of the divider after a
discrete time accumulator. The discrete time accumulator in the transfer function is because
the divider output is a phase signal, whereas n[k] causes an incremental change in frequency
of divider output. Therefore, an integration from frequency to phase is needed.
In DPLL, we often go between Continuous Time (CT) and Discrete Time (DT) blocks.
By using a pseudo-continuous approximation, the frequency domain transfer function are
given by
CT −→ DT = 1
T
, (4.22)
and
DT −→CT = T. (4.23)
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Figure 4.11: Frequency domain model of PLL
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Figure 4.12:
Frequency domain model of PLL, re-drawn for straightforward transfer func-
tion and noise calculations
4.8.3 PLL Transfer Function
A block diagram of the overall PLL frequency domain model is shown in Figure 4.11.
The addition is T2pi before KPD is to convert from phase to time since the earlier KPD derivation
is in terms on input time difference, ∆t. The frequency domain model is re-drawn using
signal flow rules as shown in Figure 4.12. This not only helpful in intuitive understanding of
the effect of the feed forward path in overall transfer function, it will also allow for easier
signal and noise transfer function calculations. First, we derive the PLL overall transfer
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function, φoutφre f . To obtain the transfer function from PLL input to output, we first ignore
the fractional divider (i.e., let n[k] = 0). It is helpful to obtain the loop gain, LG( f ) right
away as it is used in all signal and noise transfer function calculations that follow. Using the
frequency domain model depicted in Figure 4.12, loop gain is obtained
LG( f ) =
T
2pi
KPDH(z)T VCO( f )
(
1/T +
1
H(z)T VCO( f )
2pi
z−1
1− z−1
)
DIV ( f ) (4.24)
Expanding using Equations 4.7, 4.18, 4.19, and 4.20,
LG( f ) =
T
2pi
KPD
KI
j2pi f T
T
Kv
j f
(
1/T +
1
KI z
−1
1−z−1T
Kv
j f
2pi
z−1
1− z−1
)
1
N
, (4.25)
which simplifies to
LG( f ) =
1
2pi
KPD
KI
j2pi f
Kv
j f
(
1+
1
KI
j2pi f
Kv
)
1
N
. (4.26)
In order to obtain the poles and zeros, it is helpful to convert Equation 4.26 to S-domain, i.e.,
LG(s) = KPD
KIKv
s2
(
1+
s
KIKv
)
1
N
. (4.27)
The loop gain, LG(s), has two poles at ωp1, ωp2 equal to zero, and one zero at ωz =−KIKv.
Therefore, appropriate selection of KI and Kv results in a stable transfer function when
feedback loop is closed. It is also important to not that it is the feedforward path that results
in a zero in the loop gain transfer function. Without the feedforward path, loop gain will
have two integrators and no zeros, and is therefore always unstable.
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Using Equation 4.27, PLL transfer function is readily obtained as
φout
φre f
(s) =
N
1+ sKIKv
LG(s)
1+LG(s)
, (4.28)
with a DC gain equal to division ratio, N.
4.9 PLL Phase Noise Analysis
In this section, we will use the PLL small signal frequency domain model to calculate
the overall PLL noise. First, we derive the output referred transfer function for major noise
sources. Then, we compute the noise contribution at the PLL output due to each noise
source. Finally, we add all the output referred noise power spectral densities to obtain the
total PLL output phase noise. The noise sources considered are
1. Reference noise, φr
2. DAC ∆Σ quantization noise, φDAC
3. VCO phase noise, φvco
4. ∆Σ divider quantization noise, φdiv
The noise insertion points are shown in Figure 4.13
Furthermore, since both discrete time and continuous time signals are present, the
following equations need to be applied properly for power spectral density calculations [49].
Case 1) CT input x(t) fed to CT filter H( f ) to produce a CT output y(t):
Sy( f ) = |H( f )|2Sx( f ). (4.29)
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Figure 4.13: Frequency domain model of PLL with various noise insertion points
Case 2) DT input x(k) fed to CT filter H( f ) to produce a CT output y(t):
Sy( f ) =
1
T
|H( f )|2Sx(e2pi f T ). (4.30)
4.9.1 Noise Transfer Function for PLL Blocks
The noise transfer function from reference to output of the PLL is obtained as
φout
φr
( f ) =
N
1+ j2pi fKIKv
LG( f )
1+LG( f )
. (4.31)
The noise transfer function from DAC quantization noise to PLL output is given by
φout
φdac
( f ) =
N
T
2pi .KPD.
KI
j2pi f T
(
1/T + j2pi fTKIKv
) LG( f )
1+LG( f )
. (4.32)
It is noted that due to DT to CT signal flow, Equation 4.30 is used later on for the PSD
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calculation.
The noise transfer function from VCO output to PLL output is given by
φout
φvco
( f ) =
1
LG( f )
LG( f )
1+LG( f )
. (4.33)
The ∆ΣM quantization noise transfer function to PLL output is calculated
φout
φdiv
( f ) = 2pi
e− j2pi f T
1− e− j2pi f T
T(
1+ j2pi fKIKv
) LG( f )
1+LG( f )
. (4.34)
4.9.2 PLL Output Noise Calculation
Now that all the relevant noise transfer functions are obtained, we can calculate the
power spectral density of noise at PLL output because of each noise source.
A PLL reference with noise density, Sr( f ), contributes to the PLL output noise given by
Sout,r =
∣∣∣∣φoutφr ( f )
∣∣∣∣2 Sr( f ). (4.35)
PLL reference, commonly in the form of a crystal oscillator in the MHz range, comes with a
well defined noise density Sr( f ).
A Σ∆ DAC with white quantization noise density, Sdac( f ) = 112 , and a first order noise
shaping transfer function, NTF = 1− z−1, contributes to the PLL output noise given by
Sout,dac =
1
T
∣∣∣∣ φoutφdac ( f )
∣∣∣∣2 ∣∣∣1− e−2pi f T ∣∣∣2 Sdac( f ). (4.36)
Similar to the DAC, a Σ∆ divider with white quantization noise density, Sdiv( f ) = 112 ,
86
and a second order noise shaping transfer function, NTF =
(
1− z−1)2, contributes to the
PLL output noise given by
Sout,div =
1
T
∣∣∣∣φoutφdiv ( f )
∣∣∣∣2 ∣∣∣∣(1− e−2pi f T)2∣∣∣∣2 Sdiv( f ). (4.37)
To obtain the VCO noise contribution, SpctreRF transistor level simulation are performed
on a phase noise optimized VCO to obtain the noise density Svco( f ). Once Svco( f ) is
available, the VCO noise contribution at PLL output is:
Sout,vco =
∣∣∣∣φoutφvco ( f )
∣∣∣∣2 Svco( f ). (4.38)
Since the considered noise sources are uncorrelated, the overall noise density of PLL
can be obtained by summing the individual noise contributions:
Sout = Sout,r+Sout,dac+Sout,div+Sout,vco. (4.39)
4.10 Implementation Details and Test Setup
The prototype transmitter (Figure 4.14) is implemented in 130nm mixed-mode CMOS
and occupies an active area of 0.6mm2, and a total area of 2mm2 including pads. The
device is packaged in a 32 pin QFN package. The Σ∆ modulators, the low pass filters, the
modulation scheme and chip encoder are implemented as synthesized logic and occupy
0.07mm2, which is a small fraction of the overall area.
A reference clock of 200MHz is used, with a nominal output frequency of 2.405GHz,
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Figure 4.14: The DPLL based transmitter die photo
which corresponds to a division ratio of 12.025. The phase detector gain KPD is set to 0.01,
and the loop filter gain is set to 0.03, resulting in a loop bandwidth of 145kHz. The simulated
VCO gain is 25MHz/V. The VCO gain is kept small in order to prevent the DAC quantization
noise from corrupting the output phase noise. A high reference clock is required, so that the
phase quantizer adequately oversamples the phase information. In order to convert from the
digital to analog domain, a first order modulator controls a 5-bit resistor-string DAC. The
programmable divider used is similar to [50]. The division ratio is controllable from 8 to 15
using 2/3 divider cells.
IEEE 802.15.4 packets are generated in an FPGA. The modulation chip sequence is then
sent to the prototype device for transmission. An on-chip encoder converts the O-QPSK
chip codes to MSK equivalents. The output of the transmitter is demodulated using a TI
CC2420 evaluation board [51] for verification. Output spectrum is measured with an Agilent
E4405B spectrum analyzer.
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Figure 4.15: Measured transmitter spectrum without modulation
4.11 Measurement Results
Figure 4.15 shows the measured output spectrum of the PLL without modulation. The
measured output power at 2.405GHz is -2dBm.
Figure 4.16 shows the MSK spectrum when a 2Mb/s PRBS modulation data is applied
to the PLL through the FPGA. The IEEE 802.15.4 mask requirements are fulfilled. Multiple
packets are successfully demodulated using the CC2420 evaluation board. Although the
PLL loop bandwidth is only 145KHz, the self-calibrated two point modulation scheme
enables modulation at rate of 2Mb/s.
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Figure 4.16: Measured PLL spectrum w/ 2Mb/s MSK modulation
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Figure 4.17: Measured PLL phase noise at 2.405GHz
Figure 4.17 shows the measured phase noise of the PLL. The phase noise at 3.5MHz
offset is -120dBc/Hz which meets the 802.15.4 requirement. The PLL is free of in-band
fractional spurs. The closest measured fractional spur is -60.2dBc at 5MHz offset as shown
in Figure 4.18.
Figure 4.19 shows the trellis diagram of the PLL for 2Mb/s MSK modulation.
The synthesized logic draws 4mA. For a -2dBm output power, the PA consumes 4.5mA.
A current consumption of 5.7mA is attributed to the divider, the VCO, and the DACs. The
total power consumption of the transmitter is measured to be 17mW with 12.5mW attributed
to the PLL. The chip operates with an analog and digital supplies of 1.2V.
The performance of the transmitter is summarized and compared to some recent papers
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Figure 4.18: Measured PLL spur at 2.405GHz
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Figure 4.19: Measured trellis diagram for 2Mb/s MSK modulation
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Table 4.1: Transmitter performance and comparison with prior art
Parameter This ISSCC ‘09 CICC ‘09 JSSC ‘10 JSSC ‘08
Work [37] [38] [39] [6]
Tech. 130nm 180nm 150nm 65nm 130nm
VDD 1.2V 1.8V 1.55V 1.2V 1.4V
PA Power -2 4 N/A N/A -22
(dBm)
Modulation 2Mb/s MSK 2Mb/s GMSK 2Mb/s MSK 2Mb/s FSK 1Mb/s FSK
Frequency 2.4-2.5 2.48 center 2.405-2.480 2.29-2.92 2.24 max.
(GHz)
Power (mW) 12.5/4.5 13.32/16.39 8.525 12 14
PLL/PA
Phase noise
(dBc/Hz) -120 -126 -116 -132 -122
3MHz offset
Core Area 0.6 1.1 0.88 0.27 0.7
mm2
in Table 4.1.
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CHAPTER V
Conclusion
This thesis proposes circuit and system techniques that not only improve power con-
sumption and reduce the form factor, but also significantly improve the performance of PLL
based transmitters. The main contributions of this work are three fold.
In Chaper II, we present a new low power, low jitter, compact 192MHz reference
frequency quadrupler that leverages a new low phase noise, active inductor based 48MHz
differential XO. This 192MHz clock is an excellent clean reference for a low phase noise
PLL. The prototype needs significantly less power and area compared to conventional
methods.
In Chapter III, a versatile, compact, low voltage, low power 2.5GHz VCO with low
phase noise is presented [23]. A conventional CMOS current reuse VCO is modified with
the introduction of an AC coupling capacitor to reduce the supply voltage and achieve
comparable phase noise at a much lower power consumption. The 2.17GHz to 2.9GHz
VCO is capable of operating with a supply voltage as low as 0.6V. With a 0.7V supply and a
185µW power consumption, the phase noise at a 3MHz offset is -122.6dBc/Hz, which is
suitable for applications such as ZigBee. Increasing the supply voltage to 1.3V results in a
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phase noise of -130.1dBc/Hz with a 0.9mW power consumption. This phase noise meets
the requirements for applications such as Bluetooth, GPS, and even some lower data rate
WLAN applications. At 0.85V, the VCO phase noise is -126.1dBc/Hz with a 190.2dB FoM,
the highest reported for power levels as low as 280µW. This is the lowest reported power
consumption and supply voltage for any current reuse VCO1. Implemented in 65nm CMOS,
the VCO occupies a core area of 0.13mm2.
Chapter IV presents a fully integrated 2.4GHz transmitter in 130nm CMOS that meets
the requirements of 802.15.4 standard [24]. The ∆Σ fractional-N PLL is largely comprised
of synthesized digital logic and the amount of analog circuitry is minimized. The transmitter
achieves a 2Mb/s MSK modulation, and delivers -2dBm to a 50Ω load using a compact
two-stage PA that requires no output matching. The prototype is implemented in 0.13µm
CMOS and occupies an active area of 0.6mm2. The transmitter consumes 17mW from a
1.2V supply.
5.1 Ideas for Future Work
There are several avenues to further pursue the techniques presented in this thesis. A
few ideas are outlined here.
A complete frequency synthesizer can be built around the frequency quadrupler work
presented in Chapter II. This will further highlight the performance improvements as well
as power and area saving in the overall PLL due to this fast, low phase noise reference.
A high performance PLL, leveraging the frequency quadrupler circuit, can be realized
as shown in Figure 5.1. The reference quadrupler generates a 160MHz low phase noise
1As of the date of publication in [23].
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Figure 5.1: An ultra high performance PLL leveraging the reference quadrupler
reference from a standard 40MHz crystal (e.g., for a Wi-Fi application). For most low phase
noise PLLs, the 160MHz reference is adequate for reducing the fractional modulator noise.
Nevertheless, for ultra high performance applications (such as MU-MIMO IEEE 802.11ac)
it might be desirable to more than quadruple the reference. The frequency quadrupler can
then be cascaded by an integer-N ring PLL. It is important to note that unlike the existing
methods, the requirements for this integer-N PLL are now quite relaxed. This is because
the already quadrupled 160MHz reference allows a wide loop bandwidth for the integer-N
PLL, therefore significantly reducing the power and area requirements for the ring VCO.
In addition, reference injection is no longer needed (although it can still be used if desired)
since a high loop bandwidth will significantly reduce the integer-N ring PLL phase noise.
Another proposal, building on the new active inductor based differential XO presented
in Chapter II, is to use the AC coupling technique introduced in the current reuse VCO of
Chapter III to further reduce the supply voltage and power consumption of the differential
XO. The schematic for such crystal oscillator is envisioned in Figure 5.2. The minimum
supply voltage needed for this circuit is now reduced to Vdsatn +Vdsatp +VTp . This is lower
than the differential XO presented in Chapter II, where minimum supply is Vdsatn +VTn +
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Vbias
Figure 5.2: Low voltage AC coupled active inductor based crystal oscillator
Vdsatp+VTp . This XO circuit can now operate with a sub 1V supply and is therefore suitable
for ultra low voltage applications. However, the addition of an AC coupled path and reducing
the supply needs rigorous analysis; and careful design choices must be made to ensure
sufficient start up and loop gain.
98
BIBLIOGRAPHY
99
BIBLIOGRAPHY
[1] “IoT wiki page,” https://en.wikipedia.org/wiki/Internet_of_Things.
[2] D. Blaauw, D. Sylvester et al., “IoT design space challenges: Circuits and systems,” in
Proc. IEEE Symposium on VLSI Circuits, Jun. 2014.
[3] C. Liang and K. Hsiao, “An injection-locked ring PLL with self-aligned injection
window,” in Proc. International Solid-State Circuits Conference, 2011, pp. 90–92.
[4] A. Elshazly et al., “A 1.5GHz 890µW digital MDLL with 400fs rms integrated jitter,
-55.6dBc reference spur and 20fs/mV supply-noise sensitivity using 1b TDC,” in
Proc. International Solid-State Circuits Conference, 2012, pp. 242–243.
[5] B. Helal et al., “A low jitter programmable clock multiplier based on a pulse injection
locked oscillator with a highly-digital tuning loop,” IEEE Journal of Solid-State
Circuits, vol. 44, no. 5, pp. 1391–1400, May 2009.
[6] M. A. Ferriss and M. P. Flynn, “A 14 mW fractional-N PLL modulator with a digital
phase detector and frequency switching scheme,” IEEE Journal of Solid-State Circuits,
vol. 43, no. 11, pp. 2464–2471, Nov. 2008.
[7] “EEtimes,” http://www.eetimes.com/document.asp?doc_id=1278106.
[8] “Retrievor,” http://retrievor.com/small-and-lightweight-gps-tracking.
[9] M. Hempstead, M. Lyons, D. Brooks, and G. Wei, “Survey of hardware systems for
wireless sensor networks,” Journal of Low Power Electronics, vol. 4, pp. 1–10, Jun.
2008.
[10] N. Roberts and D. Wentzloff, “A 98nW wake-up radio for wireless body area networks,”
in Proc. IEEE Radio Frequency Integrated Circuits Symposium, Jun. 2012, pp. 373–
376.
[11] Y. Liu et al., “A 3.7mW-RX 4.4mW-TX fully integrated bluetooth low en-
ergy/IEEE802.15.4/proprietary soc with an ADPLL-based fast frequency offset com-
pensation in 40nm cmos,” in Proc. International Solid-State Circuits Conference, 2015,
pp. 236–237.
[12] J. Prummel et al., “A 10mW bluetooth low-energy transceiver with on-chip matching,”
in Proc. International Solid-State Circuits Conference, 2015, pp. 238–239.
100
[13] M. Ghaed, G. Chen et al., “Circuits for a cubic-millimeter energy-autonomous wireless
intraocular pressure monitor,” IEEE Transactions on Circuits and Systems I, vol. 60,
pp. 3152–3162, Dec. 2013.
[14] B. Razavi, “RF transmitter architectures and circuits,” in Proc. IEEE Custom Integrated
Circuits Conference, Sep. 1999, pp. 197–204.
[15] “IEEE 802.15 standard web page,” http://www.ieee802.org/15/.
[16] “Bluetooth Interest Group Web Page,” https://www.bluetooth.org/.
[17] B. Razavi, RFMicroelectronics (2nd Edition). Upper Saddle River, NJ, USA: Prentice
Hall, 2011.
[18] T. A. Riley, M. A. Copeland, and T. A. Kwasniewski, “Delta-sigma modulation in
fractional-N frequency synthesis,” IEEE Journal of Solid-State Circuits, vol. 28, no. 5,
pp. 553–559, May 1993.
[19] R. Staszewski, D. Leipold, M. K, and P. Balsara, “Digitally controlled oscillator
(DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS
process,” IEEE Transactions on Circuits and Systems II, vol. 50, no. 11, pp. 815–828,
Nov. 2003.
[20] M. Lee and A. A. Abidi, “A 9 b, 1.25 ps resolution coarse-fine time-to-digital converter
in 90 nm CMOS that amplifies a time residue,” IEEE Journal of Solid-State Circuits,
vol. 43, pp. 769–777, Apr. 2008.
[21] D. Griffith et al., “A 65nm CMOS DCXO system for generating 38.4MHz and a
real time clock from a single crystal in 0.09mm2,” in Proc. IEEE Radio Frequency
Integrated Circuits Symposium, 2010, pp. 321–324.
[22] D. Park and S. Cho, “14.2 mW 2.55-to-3 GHz cascaded PLL with reference injection
and 800 MHz delta-sigma modulator in 0.13µm CMOS,” IEEE Journal of Solid-State
Circuits, vol. 47, no. 12, pp. 2989–2998, Dec. 2012.
[23] M. Taghivand, M. Ghahramani, and M. P. Flynn, “A low voltage sub 300µw 2.5 GHz
current reuse VCO,” in Proc. Asian Solid-State Circuits Conference, Nov. 2012, pp.
369–372.
[24] M. Ghahramani, M. A. Ferriss, and M. P. Flynn, “A 2.4GHz 2Mb/s digital PLL-based
transmitter for 802.15.4 in 130nm CMOS,” in Proc. IEEE Radio Frequency Integrated
Circuits Symposium, 2011, pp. 1–4.
[25] G. Shu et al., “A 4-to-10.5Gb/s 2.2mW/Gb/s continuous-rate digital CDR with au-
tomatic frequency acquisition in 65nm CMOS,” in Proc. International Solid-State
Circuits Conference, 2014, pp. 150–151.
[26] Y. Hsueh et al., “A 0.29mm2 frequency synthesizer in 40nm CMOS with 0.19psrms
jitter and <-100dBc reference spur for 802.11ac,” in Proc. International Solid-State
Circuits Conference, 2014, pp. 472–473.
101
[27] P. Park et al., “An all-digital clock generator using a fractionally injection-locked
oscillator in 65nm CMOS,” in Proc. International Solid-State Circuits Conference,
2012, pp. 336–337.
[28] G. Marucci et al., “A 1.7GHz MDLL-based fractional-N frequency synthesizer with
1.4ps RMS integrated jitter and 3mW power using a 1b TDC,” in Proc. International
Solid-State Circuits Conference, 2014, pp. 360–361.
[29] Y. Chang et al., “A differential digitally controlled crystal oscillator with a 14 bit
tuning resolution and sine wave outputs for cellular applications,” IEEE Journal of
Solid-State Circuits, vol. 47, no. 2, pp. 421–434, Feb. 2012.
[30] D. Murphy, J. J. Rael, and A. A. Abidi, “Phase noise in LC oscillators: A phasor-based
analysis of a general result and of loaded Q,” IEEE Transactions on Circuits and
Systems I, vol. 57, no. 6, pp. 1187–1203, Dec. 2010.
[31] J. Chen, F. Jonsson, M. Carlsson, C. Hedenas et al., “A low power, startup ensured and
constant amplitude class-C VCO in 0.18µm CMOS,” IEEE Microwave and Wireless
Components Letters, vol. 21, no. 8, pp. 427–429, Aug. 2011.
[32] A. Liscidini, L. Fanori, P. Andreani, and R. Castello, “A 36mW/9mW power-scalable
DCO in 55nm CMOS for GSM/WCDMA frequency synthesizers,” in Proc. Interna-
tional Solid-State Circuits Conference, Feb. 2012, pp. 348–350.
[33] S. Yun, S. Shin, H. Choi, and S. Lee, “A 1mW current-reuse CMOS differential LC-
VCO with low phase noise,” in Proc. International Solid-State Circuits Conference,
Feb. 2005, pp. 540–616.
[34] S. Wang et al., “A combined VCO and divide-by-two for low-voltage low-power
1.6 GHz quadrature signal generation,” in Proc. IEEE Custom Integrated Circuits
Conference, Sep. 2011, pp. 1–4.
[35] F. Zhao and F. Dai, “A 0.6V quadrature VCO with optimized capacitive coupling for
phase noise reduction,” in Proc. IEEE Custom Integrated Circuits Conference, Sep.
2011, pp. 1–4.
[36] M. Wei et al., “An amplitude-balanced current-reused CMOS VCO using sponta-
neous transconductance match technique,” IEEE Microwave and Wireless Components
Letters, vol. 19, no. 6, pp. 395–397, Jun. 2009.
[37] H. Shanan, G. Retz, K. Mulvaney, and P. Quinlan, “A 2.4GHz 2Mb/s versatile PLL-
based transmitter using digital pre emphasis and auto calibration in 0.18µm CMOS for
WPAN,” in Proc. International Solid-State Circuits Conference, 2009, pp. 420–421.
[38] R. Yu et al., “A 5.5mA 2.4-GHz two-point modulation zigbee transmitter with modula-
tion gain calibration,” in Proc. IEEE Custom Integrated Circuits Conference, 2009, pp.
375–378.
102
[39] L. Xu, S. Lindfors, K. Stadius, and J. Ryynanen, “2.4GHz low-power all-digital phase-
locked loop,” IEEE Journal of Solid-State Circuits, vol. 45, no. 8, pp. 1513–1521, Aug.
2010.
[40] M. A. Ferriss and M. P. Flynn, “A 14 mW fractional-N PLL modulator with a digital
phase detector and frequency switching scheme,” in Proc. International Solid-State
Circuits Conference, 2007, pp. 352–608.
[41] H. Sjoland, “Improved switched tuning of differential CMOS VCOs,” IEEE Transac-
tions on Circuits and Systems II, pp. 352–355, 2002.
[42] R. B. Staszewski et al., “All-digital PLL and transmitter for mobile phones,” IEEE
Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2469–2482, 2005.
[43] S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory,
Design, and Simulation. Wiley, 1996.
[44] M. H. Perrott, M. D. Trott, and C. G. Sodini, “A modeling approach for Σ-∆ fractional-
N frequency synthesizers allowing straightforward noise analysis,” IEEE Journal of
Solid-State Circuits, vol. 37, no. 8, pp. 1028–1038, Aug. 2002.
[45] J. A. Crawford, Advanced Phase-Lock Techniques. Boston, MA, USA: Artech House,
2007.
[46] N. D. Dalt, “Markov chains-based derivation of the phase detector gain in bang-bang
PLLs,” IEEE Transactions on Circuits and Systems II, vol. 53, no. 11, pp. 1195–1199,
Nov. 2006.
[47] M. Zanuso, D. Tasca, S. Levantino, A. Donadel et al., “Noise analysis and minimization
in bang-bang digital PLLs,” IEEE Transactions on Circuits and Systems II, vol. 56,
no. 11, pp. 835–839, Nov. 2009.
[48] “Fractional-N PLLs,” ISSCC 2010 Short Course.
[49] E. A. Lee and D. G. Messerschmitt, Digital Communication. Norwell, MA, USA:
Kluwer, 1994.
[50] C. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, “A
family of low-power truly modular programmable dividers in standard 0.35-µm CMOS
technology,” IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 1039–1045, Jul.
2000.
[51] “Texas Instrument single-chip 2.4 GHz IEEE 802.15.4 compliant and zigbee ready RF
transceiver,” http://www.ti.com/product/cc2420.
103
